- 您现在的位置：买卖IC网 > PDF目录3998 > KMPC8241LZQ166D (Freescale Semiconductor)IC MPU 32BIT 166MHZ 357-PBGA PDF资料下载
参数资料
| 型号： | KMPC8241LZQ166D |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 32/58页 |
| 文件大小： | 0K |
| 描述： | IC MPU 32BIT 166MHZ 357-PBGA |
| 标准包装： | 2 |
| 系列： | MPC82xx |
| 处理器类型： | 32-位 MPC82xx PowerQUICC II |
| 速度： | 166MHz |
| 电压： | 1.8V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 357-BBGA |
| 供应商设备封装： | 357-PBGA（25x25） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页当前第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页
MPC8241 Integrated Processor Hardware Specifications, Rev. 10
38
Freescale Semiconductor
Package Description
DA[10:6]/
PLL_CFG[0:4]
N3 N2 N1 M4 M3
I/O
GVDD_OVDD
—
1, 5, 20
DA[11]
T13
Output
GVDD_OVDD
DRV_PCI
1, 19
DA[12:13]
M16 N16
Output
GVDD_OVDD
DRV_STD_MEM
19
DA[14:15]
B6 D8
Output
GVDD_OVDD
DRV_MEM_CTRL
1, 19
Notes:
1. Multi-pin signals such as AD[31:0] or MDL[0:31] physical package pin numbers are listed in order corresponding to the signal
names. Ex: AD0 is on pin U1, AD1 is on pin U2,..., AD31 is on pin U13.
2. This pin is affected by a programmable PCI_HOLD_DEL parameter.
3. A weak pull-up resistor (2–10 k
Ω) should be placed on this PCI control pin to LVDD.
4. GNT4 is a reset configuration pin with an internal pull-up resistor that is enabled only when in the reset state.
5. This pin is a multiplexed signal and appears more than once in this table.
6. This pin has an internal pull-up resistor that is enabled at all times. The value of the internal pull-up resistor is not guaranteed,
but is sufficient to prevent unused inputs from floating.
7. This pin is a sustained three-state pin as defined by the PCI Local Bus Specification (Rev. 2.2).
8. This pin is an open-drain signal.
9. DL[0] is a reset configuration pin with an internal pull-up resistor that is enabled only when in the reset state. The value of the
internal pull-up resistor is not guaranteed, but is sufficient to ensure that a logic 1 is read into configuration bits during reset.
10.This pin has an internal pull-up resistor that is enabled only when in the reset state. The value of the internal pull-up resistor
is not guaranteed, but is sufficient to ensure that a logic 1 is read into configuration bits during reset.
11.This pin is a reset configuration pin.
12.A weak pull-up resistor (2–10 k
Ω) should be placed on this pin to GVDD_OVDD.
14.External PCI clocking source or fanout buffer may be required for system if using the MPC8241 DUART functionality because
PCI_CLK[0:3] are not available in DUART mode. Only PCI_CLK4 is available in DUART mode.
15.OSC_IN uses the 3.3-V PCI interface driver, which is 5-V tolerant. See Table 2 for details.
16.This pin can be programmed as driven (default) or as open-drain (in MIOCR 1).
17.All grounded pins are connected together. Connections should not be made to individual pins. The list represents the balls
that are connected to ground.
18.GVDD_OVDD must not exceed VDD/AVDD/AVDD2 by more than 1.8 V at any time including during power-on reset. Note that
GVDD_OVDD pins are all shorted together, PWRRING. The list represents the balls that are connected to PWRRING.
Connections should not be made to individual PWRRING pins.
19.Treat these pins as no connects unless debug address functionality is used.
20.PLL_CFG signals must be driven on reset and must be held for at least 25 clock cycles after the negation of HRST_CTRL
and HRST_CPU in order to be latched.
21.Place a pull-up resistor of 120
Ω or less on the TEST0 pin.
22.SDRAM_CLK[0:3] and SDRAM_SYNC_OUT signals use DRV_MEM_CTRL for chip Rev. 1.1 (A). These signals use
DRV_MEM_CLK for chip Rev. 1.2B.
23.The driver capability of this pin is hardwired to 40
Ω and cannot be changed.
24.Freescale typically expects that customers using the serial port will have sufficient drivers available in the RS232 transceiver
to drive the CTS pin actively as an input if they are using that mode. No pullups would be needed in these circumstances.
25. HRST_CPU/HRST_CTRL must transition from a logic 0 to a logic 1 in less than one SDRAM_SYNC_IN clock cycle for the
device to be in the nonreset state
Table 16. MPC8241 Pinout Listing (continued)
Signal Name
Package Pin Number
Pin Type
Power
Supply
Output
Driver Type
Notes
相关PDF资料 |
PDF描述 |
|---|---|
| KMPC8241LVR266D | IC MPU 32BIT 266MHZ 357-PBGA |
| IDT7054L35PRF | IC SRAM 32KBIT 35NS 128TQFP |
| IDT7142SA55C | IC SRAM 16KBIT 55NS 48DIP |
| IDT7142SA35C | IC SRAM 16KBIT 35NS 48DIP |
| IDT7132SA55C | IC SRAM 16KBIT 55NS 48DIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| KMPC8241LZQ200D | 功能描述:微处理器 - MPU INTEGRATED HOST PROC RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| KMPC8241LZQ266D | 功能描述:微处理器 - MPU INTEGRATED HOST PROC RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| KMPC8241TVR166D | 功能描述:微处理器 - MPU INTEGRATED HOST PROC RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| KMPC8241TVR200D | 功能描述:微处理器 - MPU INTEGRATED HOST PROC RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| KMPC8241TZQ166D | 功能描述:微处理器 - MPU INTEGRATED HOST PROC RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
发布紧急采购，3分钟左右您将得到回复。