- 您现在的位置：买卖IC网 > PDF目录3989 > KMPC8540PX833LC (Freescale Semiconductor)IC MPU PWRQUICC 783-FCPBGA PDF资料下载
参数资料
| 型号： | KMPC8540PX833LC |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 8/24页 |
| 文件大小： | 0K |
| 描述： | IC MPU PWRQUICC 783-FCPBGA |
| 标准包装： | 2 |
| 系列： | MPC85xx |
| 处理器类型： | 32-位 MPC85xx PowerQUICC III |
| 速度： | 833MHz |
| 电压： | 1.2V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 784-BBGA，FCBGA |
| 供应商设备封装： | 783-FCPBGA（29x29） |
| 包装： | 托盘 |
MPC8540 PowerQUICC III Integrated Host Processor Product Brief, Rev. 0.1
16
Freescale Semiconductor
MPC8540 Architecture Overview
is 8 Gbps. Receive and transmit ports operate independently, resulting in an aggregate theoretical bandwidth of 16
Gbps.
3.15 RapidIO Message Unit
The MPC8540’s RapidIO messaging supports one inbox/outbox structure for data and one doorbell structure for
messages. Both chaining and direct modes are provided for the outbox, and messages can hold up to 16 packets of
256 bytes, or a total of 4 Kbytes.
3.16 Power Management
In addition to low-voltage operation and dynamic power management in its execution units, the MPC8540 supports
four power consumption modes: full-on, doze, nap, and sleep. The three low-power modes: doze, nap, and sleep,
can be entered under software control in the e500 core or by external masters accessing a configuration register.
Doze mode suspends execution of instructions in the e500 core. The core is left in a standby mode in which cache
snooping and time base interrupts are still enabled. Device logic external to the processor core is fully functional in
this mode.
Nap mode shuts down clocks to all the e500 functional units except the time base, which can be disabled separately.
No snooping is performed in nap mode, but the device logic external to the processor core is fully functional.
Sleep mode shuts down not only the e500 core, but all of the MPC8540 I/O interfaces as well. Only the interrupt
controller and power management logic remain enabled so that the device can be awakened.
3.17 Clocking
The MPC8540 takes in the PCI_CLK/SYSCLK signal as an input to the device PLL and multiplies it by an integer
from 1 to 16 to generate the core complex bus clock (the platform clock), which operates at the same frequency as
the DDR DRAM data rate (for example, 266 or 333 MHz). The L2 cache also operates at this frequency. The e500
core uses the CCB clock as an input to its PLL, which multiplies it again by 2, 2.5, 3, or 3.5 to generate the core
clock.
DLLs are used in the DDR SDRAM controller and the local bus memory controller (LBC) to generate memory
clocks. Six differential clock pairs are generated for DDR SDRAMs. Two clock outputs are generated for the LBC.
The RapidIO transmit clock may be sourced from one of three locations: the platform clock, the RapidIO receive
clock, or a special differential clock input. This input is designed to receive inputs from an external clock synthesis
device driving a clock with a frequency of up to 500 MHz.
3.18 Address Map
The MPC8540 supports a flexible physical address map. Conceptually, the address map consists of local space and
external address space. The local address map is 4 Gbytes. The MPC8540 can be made part of a larger system
address space through the mapping of translation windows. This functionality is included in the address translation
and mapping units (ATMUs). Both inbound and outbound translation windows are provided. The ATMUs allows
the MPC8540 to be part of larger address maps such as the PCI 64-bit address environment and the RapidIO
environment.
相关PDF资料 |
PDF描述 |
|---|---|
| IDT70V9389L12PRF | IC SRAM 1.125MBIT 12NS 128TQFP |
| KMPC8540PX833LB | IC MPU PWRQUICC 783-FCPBGA |
| IDT70V9289L12PRF | IC SRAM 1MBIT 12NS 128TQFP |
| KMPC8540PX667LB | IC MPU PWRQUICC 783-FCPBGA |
| IDT7054L25PRF | IC SRAM 32KBIT 25NS 128TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| KMPC8540PXAQFB | 功能描述:微处理器 - MPU PQ 3 DRACO-DRACOM RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| KMPC8540VT667LB | 功能描述:微处理器 - MPU PQ 3 8540-DRACOM RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| KMPC8540VT667LC | 功能描述:微处理器 - MPU PQ 3 8540-DRACOM RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| KMPC8540VT833LB | 功能描述:微处理器 - MPU PQ 3 8540DRACOM RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| KMPC8540VT833LC | 功能描述:微处理器 - MPU PQ 3 8540-DRACOM RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
发布紧急采购，3分钟左右您将得到回复。