参数资料
型号: KS8721SL-EVAL
厂商: Micrel Inc
文件页数: 30/33页
文件大小: 0K
描述: BOARD EVAL EXPERIMENT KS8721SL
标准包装: 1
主要目的: 接口,以太网控制器(PHY 和 MAC)
嵌入式:
已用 IC / 零件: KSZ8721SL
主要属性: 1 个端口,100BASE-TX/100BASE-FX/10BASE-T
次要属性: MII,RMII,自动 MDI,MDIX,>130 米线缆驱动器,LDO,符合 IEEE802.3u 要求
已供物品:
相关产品: KS8721SLA4 TR-ND - TXRX 10/100 3.3V 48-SSOP
KS8721SLA4-ND - TXRX 10/100 3.3V 48-SSOP
KS8721SL-ND - TXRX 10/100 3.3V 48-SSOP
KS8721SLI-ND - IC TXRX PHY 10/100 3.3V 48SSOP
KS8721SL TR-ND - IC TXRX PHY 10/100 3.3V 48SSOP
其它名称: 576-1010
KS8721BL/SL
Micrel
M9999-051704
6
May 2004
Pin Description
Pin Number
Pin Name
Type(1)
Pin Function
1
MDIO
I/O
Management Independent Interface (MII) Data I/O. This pin requires an external
10K pull-up resistor.
2
MDC
I
MII Clock Input. This pin is synchronous to the MDIO.
3
RXD3/
Ipd/O
MII Receive Data Output. RXD [3..0], these bits are synchronous with RXCLK.
PHYAD
When RXDV is asserted, RXD [3..0] presents valid data to MAC through the MII.
RXD [3..0] is invalid when RXDV is de-asserted.
During reset, the pull-up/pull-down value is latched as PHYADDR [1]. See
“Strapping Options” section for details.
4
RXD2/
Ipd/O
MII Receive Data Output.
PHYAD2
During reset, the pull-up/pull-down value is latched as PHYADDR[2]. See
“Strapping Options” section for details.
5
RXD1/
Ipd/O
MII Receive Data Output.
PHYAD3
During reset, the pull-up/pull-down value is latched as PHYADDR [3]. See
“Strapping Options” section for details.
6
RXD0/
Ipd/O
MII Receive Data Output.
PHYAD4
During reset, the pull-up/pull-down value is latched as PHYADDR [4]. See
“Strapping Options” section for details.
7
VDDIO
P
Digital IO 2.5 /3.3V tolerant power supply. 3.3V power Input of voltage
regulator. See “Circuit Design Ref. for Power Supply" section for details.
8
GND
Ground.
9
RXDV/
Ipd/O
MII Receive Data Valid Output.
CRSDV/
During reset, the pull-up/pull-down value is latched as PCS_LPBK. See
PCS_LPBK
“Strapping Options” section for details.
10
RXC
O
MII Receive Clock Output. Operating at 25MHz = 100Mbps, 2.5MHz = 10Mbps.
11
RXER/ISO
Ipd/O
MII Receive Error Output.
During reset, the pull-up/pull-down value is latched as ISOLATE during reset. See
“Strapping Options” section for details.
12
GND
Ground.
13
VDDC
P
Digital core 2.5V only power supply. See “Circuit Design Ref. for Power Supply"
section for details.
14
TXER
Ipd
MII Transmit Error Input.
15
TXC/
I/O
MII Transmit Clock Output.
REFCLK
Input for crystal or an external 50MHz clock. When REFCLK pin is used for
REF clock interface, pull up XI to VDDPLL 2.5V via 10k
resistor and leave
XO pin unconnected.
16
TXEN
Ipd
MII Transmit Enable Input.
17
TXD0
Ipd
MII Transmit Data Input.
18
TXD1
Ipd
MII Transmit Data Input.
Notes:
1. P = Power supply.
GND = Ground.
I = Input.
I/O = Bidirectional.
Ipd = Input w/ internal pull-down.
Ipd/O = Input w/ internal pull-down during reset, output pin otherwise.
Ipu = Input w/ internal pull-up.
Ipu/O = Input w/ internal pull-up during reset, output pin otherwise.
O = Output.
相关PDF资料
PDF描述
RMM08DTKN CONN EDGECARD 16POS DIP .156 SLD
RMM08DTKH CONN EDGECARD 16POS DIP .156 SLD
DS2762AE+025 IC MON BATT LI-ION HP 16-TSSOP
RMM08DTKD CONN EDGECARD 16POS DIP .156 SLD
H3BWH-6418M IDC CABLE - HSR64H/AE64M/HPL64H
相关代理商/技术参数
参数描述
KS8721SLI 功能描述:IC TXRX PHY 10/100 3.3V 48SSOP RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1,140 系列:AU 类型:收发器 驱动器/接收器数:1/1 规程:CAN 电源电压:5.3 V ~ 27 V 安装类型:表面贴装 封装/外壳:14-SOIC(0.154",3.90mm 宽) 供应商设备封装:14-SO 包装:管件 其它名称:935267940512AU5790D14AU5790D14-ND
KS8737 制造商:Micrel Inc 功能描述:IC, PHY TRANSCEIVER, 100MBPS, TQFP-64, Data Rate:100Mbps, Ethernet Type:10BASE-T
KS8737-EVAL 功能描述:BOARD EVAL EXPERIMENT FOR KS8737 RoHS:否 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- 主要目的:电源管理,电池充电器 嵌入式:否 已用 IC / 零件:MAX8903A 主要属性:1 芯锂离子电池 次要属性:状态 LED 已供物品:板
KS8761 制造商:KENDIN 功能描述:
KS8803 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:10/15 CH PLL