参数资料
型号: KSZ8001SL TR
厂商: Micrel Inc
文件页数: 7/46页
文件大小: 0K
描述: TXRX 10/100 LINKMD 3.3V 48-SSOP
标准包装: 1,000
类型: 收发器
规程: MII,RMII,SMII
电源电压: 1.8V, 3.3V
安装类型: 表面贴装
封装/外壳: 48-BSSOP(0.295",7.50mm 宽)
供应商设备封装: 48-SSOP
包装: 带卷 (TR)
配用: 576-1620-ND - BOARD EVALUATION FOR KSZ8001L
其它名称: KSZ8001SLTR
KSZ8001SLTR-ND
Micrel
KSZ8001
June 2009
Revision 1.04
15
Reference Clock (REF_CLK)
REF_CLK is a continuous 50 MHz clock that provides the timing reference for CRS_DV, RXD[1:0], TX_EN, TXD[1:0], and RX_ER.
REF_CLK is sourced by the MAC or an external source. Switch implementations may choose to provide REF_CLK as an input or an
output depending on whether they provide a REF_CLK output or rely on an external clock distribution device. Each PHY device shall
have an input corresponding to this clock but may use a single clock input for multiple PHYs implemented on a single IC.
Carrier Sense/Receive Data Valid (CRS_DV)
CRS_DV is asserted asynchronously on detection of carrier due to the criteria relevant to the operating mode. That is, in 10BASE-T
mode, when squelch is passed or in 100BASE-X mode when 2 non-contiguous zeroes in 10 bits are detected carrier is said to be
detected.
Loss of carrier shall result in the de-assertion of CRS_DV synchronous to REF_CLK. So long as carrier criteria are being met,
CRS_DV shall remain asserted continuously from the first recovered di-bit of the frame through the final recovered di-bit and shall be
negated prior to the first REF_CLK that follows the final di-bit.
The data on RXD[1:0] is considered valid once CRS_DV is asserted. However, since the assertion of CRS_DV is asynchronous
relative to REF_CLK, the data on RXD[1:0] shall be "00" until proper receive signal decoding takes place (see definition of RXD[1:0]
behavior).
Receive Data [1:0] (RXD[1:0])
RXD[1:0] shall transition synchronously to REF_CLK. For each clock period in which CRS_DV is asserted, RXD[1:0] transfers two
bits of recovered data from the PHY. In some cases (e.g. before data recovery or during error conditions) a pre-determined value for
RXD[1:0] is transferred instead of recovered data. RXD[1:0] shall be "00" to indicate idle when CRS_DV is de-asserted. Values of
RXD[1:0] other than "00" when CRS_DV is de-asserted are reserved for out-of-band signaling (to be defined). Values other than "00"
on RXD[1:0] while CRS_DV is de-asserted shall be ignored by the MAC/repeater. Upon assertion of CRS_DV, the PHY shall ensure
that RXD[1:0]=00 until proper receive decoding takes place.
Transmit Enable (TX_EN)
Transmit Enable TX_EN indicates that the MAC is presenting di-bits on TXD[1:0] on the RMII for trans-mission. TX_EN shall be
asserted synchronously with the first nibble of the preamble and shall remain asserted while all di-bits to be transmitted are
presented to the RMII. TX_EN shall be negated prior to the first REF_CLK following the final di-bit of a frame. TX_EN shall transition
synchronously with respect to REF_CLK.
Transmit Data [1:0] (TXD[1:0])
Transmit Data TXD[1:0] shall transition synchronously with respect to REF_CLK. When TX_EN is asserted, TXD[1:0] are accepted
for transmission by the PHY. TXD[1:0] shall be "00" to indicate idle when TX_EN is de-asserted. Values of TXD[1:0] other than "00"
when TX_EN is de-asserted are reserved for out-of-band signaling (to be defined). Values other than "00" on TXD[1:0] while TX_EN
is disserted shall be ignored by the PHY.
Collision Detection
Since the definition of CRS_DV and TX_EN both contain an accurate indication of the start of frame, the MAC can reliably
regenerate the COL signal of the MII by Ending TX_EN and CRS_DV.
During the IPG time following the successful transmission of a frame, the COL signal is asserted by some transceivers as a self-test.
The Signal Quality Error (SQE) function will not be supported by the reduced MII due to the lack of the COL signal. Historically, SQE
was present to indicate that a transceiver located physically remote from the MAC was functioning. Since the reduced MII only
supports chip-to-chip connections on a PCB, SQE functionality is not required.
RX_ER
The PHY shall provide RX_ER as an output according to the rules specified in IEEE 802.3u [2] (see Clause 24, Figure 24-11 -
Receive State Diagram). RX_ER shall be asserted for one or more REF_CLK periods to indicate that an error (e.g. a coding error or
any error that a PHY is capable of detecting, and that may otherwise be undetectable by the MAC sublayer) was detected
somewhere in the frame presently being transferred from the PHY. RX_ER shall transition synchronously with respect to REF_CLK.
While CRS_DV is de-asserted, RX_ER shall have no effect on the MAC.
相关PDF资料
PDF描述
LTC1606ISW#TR IC ADC 16BIT 5V SAMPLING 28SOIC
IDT7202LA50TP IC FIFO ASYNCH 1KX9 35NS 28DIP
KSZ8001L TR TXRX 10/100 3.3V 48-LQFP
VE-2NT-MX-F2 CONVERTER MOD DC/DC 6.5V 75W
LTC2856HMS8-2#TRPBF IC TXRX RS485/RS422 8-MSOP
相关代理商/技术参数
参数描述
KSZ801S 制造商:MICREL 制造商全称:Micrel Semiconductor 功能描述:1.8C, 3.3V 10/100BASE-T/TX/FX Physical Layer Transceiver
KSZ8021RNL 功能描述:TXRX PHY 100BASE TX 3.3V 24QFN RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1,140 系列:AU 类型:收发器 驱动器/接收器数:1/1 规程:CAN 电源电压:5.3 V ~ 27 V 安装类型:表面贴装 封装/外壳:14-SOIC(0.154",3.90mm 宽) 供应商设备封装:14-SO 包装:管件 其它名称:935267940512AU5790D14AU5790D14-ND
KSZ8021RNL TR 功能描述:以太网 IC 3.3V, 100Base-FX Physical Layer Transceiver with RMII support (24-QFN) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray
KSZ8021RNL-EVAL 功能描述:以太网开发工具 3.3V, 100Base-FX Physical Layer Transceiver w/ RMII Support - Evaluation Board RoHS:否 制造商:Micrel 产品:Evaluation Boards 类型:Ethernet Transceivers 工具用于评估:KSZ8873RLL 接口类型:RMII 工作电源电压:
KSZ8021RNL-TR 功能描述:1/1 Transceiver Full RMII 24-QFN (4x4) 制造商:microchip technology 系列:- 包装:剪切带(CT) 零件状态:过期 类型:收发器 协议:RMII 驱动器/接收器数:1/1 双工:全 接收器滞后:- 数据速率:- 电压 - 电源:1.8V,2.5V,3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-VFQFN 裸露焊盘 供应商器件封装:24-QFN(4x4) 标准包装:1