参数资料
型号: KSZ8842-16MQL
厂商: Micrel Inc
文件页数: 78/141页
文件大小: 0K
描述: IC SWITCH 10/100 16BIT 128PQFP
标准包装: 66
控制器类型: 以太网开关控制器
接口: PCI
电源电压: 3.1 V ~ 3.5 V
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 128-BFQFP
供应商设备封装: 128-PQFP(14x20)
包装: 管件
产品目录页面: 1081 (CN2011-ZH PDF)
配用: 576-1634-ND - BOARD EVALUATION KSZ8842-16MQL
其它名称: 576-1478-5
Micrel, Inc.
KSZ8842-16/32 MQL/MVL/MVLI/MBL
October 2007
41
M9999-102207-1.9
BIU Implementation Principles
Since the KSZ8842M is an I/O device with 16 addressable locations, address decoding is based on the values of A15-A4
and AEN. Whenever DATACSN is asserted, the address decoder is disabled and a 32-bit transfer to Data Register is
assumed (BE3N – BE0N are ignored).
If address latching is required, the address is latched on the rising edge of ADSN and is transparent when ADSN=0.
1.
Byte, word, and double-word data buses and accesses (transfers) are supported.
2.
Internal byte swapping is not implemented and word swapping is supported internally. Refer to Figure 13 for the
appropriate 8-bit, 16-bit, and 32-bit data bus connection.
3.
Since independent sets of synchronous and asynchronous signals are provided, synchronous and asynchronous
cycles can be mixed or interleaved as long as they are not active simultaneously.
4.
The asynchronous interface uses RDN and WRN signal strobes for data latching. If necessary, ARDY is de-
asserted on the leading edge of the strobe.
5.
The VLBUS-like synchronous interface uses BCLK, ADSN, and SWR and CYCLEN to control read and write
operations and generate SRDYN to insert the wait state, if necessary, when VLBUSN = 0. For read, the data must
be held until RDYRTNN is asserted.
6.
The EISA-like burst transfer is supported using synchronous interface signals and DATACSN when I/O signal
VLBUSN = 1. Both the system/host/memory and KSZ8842M are capable of inserting wait states. To set the
system/host/memory to insert a wait state, assert RDYRTNN signal. To set the KSZ8842M to insert a wait state,
assert SRDYN signal.
Queue Management Unit (QMU)
The Queue Management Unit (QMU) manages packet traffic between the MAC/PHY interface and the system host. It has
built-in packet memory for receive and transmit functions called TXQ (Transmit Queue) and RXQ (Receive Queue). Each
queue contains 4KB of memory for back-to-back, non-blocking frame transfer performance. It provides a group of control
registers for system control, frame status registers for current packet transmit/receive status, and interrupts to inform the
host of the real time TX/RX status.
Transmit Queue (TXQ) Frame Format
The frame format for the transmit queue is shown in the following Table 3. The first word contains the control information
for the frame to transmit. The second word is used to specify the total number of bytes of the frame. The packet data
follows. The packet data area holds the frame itself. It may or may not include the CRC checksum depending on whether
hardware CRC checksum generation is enabled.
Multiple frames can be pipelined in both the transmit queue and receive queue as long as there is enough queue memory,
thus avoiding overrun. For each transmitted frame, the transmit status information for the frame is located in the TXSR
register.
Packet Memory
Address Offset
Bit 15
Bit 0
2
nd Byte
1
st Byte
0
Control Word
2
Byte Count
4 - up
Packet Data
(maximum size is 1916)
Table 3: Transmit Queue Frame Format
Since multiple packets can be pipelined into the TX packet memory for transmit, the transmit status reflects the status of
the packet that is currently being transferred on the MAC interface (which may or may not be the last queued packet in the
TX queue).
The transmit control word is the first 16-bit word in the TX packet memory, followed by a 16-bit byte count. It must be
word aligned. Each control word corresponds to one TX packet. Table 4 gives the transmit control word bit fields.
相关PDF资料
PDF描述
PIC16F631T-E/SS IC PIC MCU FLASH 1KX14 20SSOP
PIC16LF1906-E/MV MCU 14KB FLASH 512B RAM 28UQFN
KSZ8873MLL AM IC ETHERNET SWITCH 3PORT 64-LQFP
PIC16LF1825-E/ML MCU PIC 14KB FLASH 16QFN
PIC16F57-I/SP IC MCU FLASH 2KX12 28-DIP
相关代理商/技术参数
参数描述
KSZ8842-16MQL-EVAL 功能描述:以太网开发工具 KSZ8842-16MQL Evaluation Board RoHS:否 制造商:Micrel 产品:Evaluation Boards 类型:Ethernet Transceivers 工具用于评估:KSZ8873RLL 接口类型:RMII 工作电源电压:
KSZ8842-16MVL 功能描述:以太网 IC 2-Port Ethernet Switch/Repeater + Generic (8, 16-bit) bus interface(Lead Free) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray
KSZ8842-16MVL TR 功能描述:以太网 IC 2-Port Ethernet Switch/Repeater + Generic (8, 16-bit) bus interface(Lead Free) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray
KSZ8842-16MVL-EVAL 功能描述:BOARD EVALUATION KSZ8842-16MVL RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- 主要目的:电源管理,电池充电器 嵌入式:否 已用 IC / 零件:MAX8903A 主要属性:1 芯锂离子电池 次要属性:状态 LED 已供物品:板
KSZ8842-16MVLI 功能描述:以太网 IC 2-Port Ethernet Switch/Repeater + Generic (8, 16-bit) bus interface(Lead Free) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray