参数资料
| 型号： | KSZ8993MI |
| 厂商： | Micrel Inc |
| 文件页数： | 24/86页 |
| 文件大小： | 0K |
| 描述： | IC SWITCH 10/100 W/TXRX 128PQFP |
| 标准包装： | 66 |
| 系列： | * |
| 类型： | * |
| 应用： | * |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 128-BFQFP |
| 供应商设备封装： | 128-PQFP（14x20） |
| 包装： | 托盘 |
| 产品目录页面： | 1081 (CN2011-ZH PDF) |
| 其它名称： | 576-2124 KSZ8993MI-ND |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页当前第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页
Micrel, Inc.
KSZ8993M/ML
October 2008
30
M9999-020606
Switching Engine
The KSZ8993M features a high-performance switching engine to move data to and from the MACs’ packet
buffers. It operates in store and forward mode, while the efficient switching mechanism reduces overall latency.
The KSZ8993M has a 32kB internal frame buffer. This resource is shared between all three ports. The buffer-
sharing mode can be programmed through Global Register 2 (0x02). In one mode, ports are allowed to use any
free buffers in the buffer pool. In the second mode, each port is only allowed to use one third of the total buffer
pool. There are a total of 250 buffers available. Each buffer is sized at 128B.
MAC Operation
The KSZ8993M strictly abides by IEEE 802.3 standards to maximize compatibility.
Inter Packet Gap (IPG)
If a frame is successfully transmitted, the 96 bits time IPG is measured between the two consecutive MTXEN. If
the current packet is experiencing collision, the 96 bits time IPG is measured from MCRS and the next MTXEN.
Back-Off Algorithm
The KSZ8993M implements the IEEE standard 802.3 binary exponential back-off algorithm, and optional
"aggressive mode" back-off. After 16 collisions, the packet will be optionally dropped depending on the chip
configuration in Global Register 3 (0x03)
Late Collision
If a transmit packet experiences collisions after 512 bit times of the transmission, the packet will be dropped.
Illegal Frames
The KSZ8993M discards frames less than 64 bytes and can be programmed to accept frames up to 1536 bytes in
Global Register 4 (0x04). For special applications, the KSZ8993M can also be programmed to accept frames up
to 1916 bytes in the same global register. Since the KSZ8993M supports VLAN tags, the maximum sizing is
adjusted when these tags are present. See the EEPROM section for programming options.
Flow Control
The KSZ8993M supports standard 802.3x flow control frames on both transmit and receive sides.
On the receive side, if the KSZ8993M receives a pause control frame, the KSZ8993M will not transmit the next
normal frame until the timer, specified in the pause control frame, expires. If another pause frame is received
before the current timer expires, the timer will be updated with the new value in the second pause frame. During
this period (being flow controlled), only flow control packets from the KSZ8993M will be transmitted.
On the transmit side, the KSZ8993M has intelligent and efficient ways to determine when to invoke flow control.
The flow control is based on availability of the system resources, including available buffers, available transmit
queues and available receive queues.
The KSZ8993M will flow control a port, which just received a packet, if the destination port resource is being used
up. The KSZ8993M will issue a flow control frame (XOFF), containing the maximum pause time defined in IEEE
standard 802.3x. Once the resource is freed up, the KSZ8993M will send out the other flow control frame (XON)
with zero pause time to turn off the flow control (turn on transmission to the port). A hysteresis feature is provided
to prevent the flow control mechanism from being activated and deactivated too many times.
The KSZ8993M will flow control all ports if the receive queue becomes full.
Half-Duplex Backpressure
A half-duplex backpressure option (Note: not in IEEE 802.3 standards) is also provided. The activation and
deactivation conditions are the same as the above in full duplex mode. If backpressure is required, the
KSZ8993M will send preambles to defer the other stations' transmission (carrier sense deference). To avoid
jabber and excessive deference defined in 802.3 standard, after a certain time it will discontinue the carrier sense
but it will raise the carrier sense quickly. This short silent time (no carrier sense) is to prevent other stations from
相关PDF资料 |
PDF描述 |
|---|---|
| LFEC6E-3TN144C | IC FPGA 6.1KLUTS 144TQFP |
| LFXP3E-5T144C | IC FPGA 3.1KLUTS 100I/O 144-TQFP |
| LFXP3E-4T144I | IC FPGA 3.1KLUTS 100I/O 144-TQFP |
| LFXP3C-5T144C | IC FPGA 3.1KLUTS 100I/O 144-TQFP |
| LFXP3C-4T144I | IC FPGA 3.1KLUTS 100I/O 144-TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| KSZ8993ML | 功能描述:以太网 IC 2+1 Port 10/100 Switch w/Tranceivers & Frame Buffers, 128-Ld PQFP(Lead Free) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8993ML-EVAL | 功能描述:以太网开发工具 KSZ8993ML Evaluation Board RoHS:否 制造商:Micrel 产品:Evaluation Boards 类型:Ethernet Transceivers 工具用于评估:KSZ8873RLL 接口类型:RMII 工作电源电压: |
| KSZ8993MLI | 功能描述:以太网 IC 2+1 Port 10/100 Switch w/Tranceivers & Frame Buffers, 128-Ld PQFP(Lead Free, I-Temp) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8995FQ | 功能描述:以太网 IC Integrated 5-Port Switch with Fiber on Port 3 & 4, Lead free RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8995FQ-EVAL | 功能描述:以太网开发工具 Integrated 5-Port Switch with Fiber on Port 3 & 4 Evaluation Board RoHS:否 制造商:Micrel 产品:Evaluation Boards 类型:Ethernet Transceivers 工具用于评估:KSZ8873RLL 接口类型:RMII 工作电源电压: |
发布紧急采购，3分钟左右您将得到回复。