参数资料
| 型号： | KSZ8993MI |
| 厂商： | Micrel Inc |
| 文件页数： | 32/86页 |
| 文件大小： | 0K |
| 描述： | IC SWITCH 10/100 W/TXRX 128PQFP |
| 标准包装： | 66 |
| 系列： | * |
| 类型： | * |
| 应用： | * |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 128-BFQFP |
| 供应商设备封装： | 128-PQFP（14x20） |
| 包装： | 托盘 |
| 产品目录页面： | 1081 (CN2011-ZH PDF) |
| 其它名称： | 576-2124 KSZ8993MI-ND |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页当前第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页
Micrel, Inc.
KSZ8993M/ML
October 2008
38
M9999-020606
Port-Based Priority
With port based priority, each ingress port can be individually classified as a high priority receiving port. All
packets received at the high priority receiving port are marked as high priority, and will be sent to the high priority
transmit queue if the corresponding transmit queue is split. Bit 4 of registers 16, 32 and 48 is used to enable port
based priority for ports 1, 2 and 3, respectively. Optionally, the Px_PP strap-in pins can be used to enable this
feature.
802.1p-Based Priority
For 802.1p based priority, the KSZ8993M will examine the ingress (incoming) packets to determine whether they
are tagged. If tagged, the 3-bits priority field in the VLAN tag is retrieved and compared against the “priority base”
value, specified by register 2 bits [6:4]. The “priority base” value is programmable; its default value is 0x4.
The following figure illustrates how the 802.1p priority field is embedded in the 802.1Q VLAN tag.
Preamble
DA
TCI
86
6
2
length
LLC
Data
FCS
2
46-1500
4
1
Tagged Packet Type
(8100 for Ethernet)
802.1p
CF
I
VLAN ID
Bytes
Bits
16
3
12
802.1q VLAN Tag
2
SA
VPID
Figure 6. 802.1p Priority Field Format
If an ingress packet has an equal or higher priority value than the "priority base" value, the packet will be placed in
the high priority transmit queue if the corresponding transmit queue is split. 802.1p based priority is enabled by bit
5 of registers 16, 32 and 48 for ports 1, 2 and 3, respectively. Optionally, the Px_1PEN strap-in pins can be used
to enable this feature.
The KSZ8993M provides the option to insert or remove the priority tagged frame's header at each individual
egress port. This header, consisting of the 2 bytes VLAN Protocol ID (VPID) and the 2 bytes Tag Control
Information field (TCI), is also refer to as the 802.1Q VLAN Tag.
Tag Insertion is enabled by bit 2 of registers 16, 32 and 48 for ports 1, 2 and 3, respectively. Optionally, the
Px_TAGINS strap-in pins can be used to enable this feature. At the egress port, untagged packets are tagged
with the ingress port’s default tag. The default tags are programmed in register sets {19,20}, {35,36} and {51,52}
for ports 1, 2 and 3, respectively. The KSZ8993M will not add tags to already tagged packets.
Tag Removal is enabled by bit 1 of registers 16, 32 and 48 for ports 1, 2 and 3, respectively. Optionally, the
Px_TAGRM strap-in pins can be used to enable this feature. At the egress port, tagged packets will have their
802.1Q VLAN Tags removed. The KSZ8993M will not modify untagged packets.
The CRC is recalculated for both tag insertion and tag removal.
802.1p Priority Field Re-mapping is a QoS feature that allows the KSZ8993M to set the “User Priority Ceiling” at
any ingress port. If the ingress packet’s priority field has a higher priority value than the default tag’s priority field
of the ingress port, the packet’s priority field is replaced with the default tag’s priority field. The “User Priority
Ceiling” is enabled by bit 3 of registers 16, 32 and 48 for ports 1, 2 and 3, respectively.
DiffServ-Based Priority
DiffServ-based priority uses registers 96 to 103. More details are provided at the beginning of the Advanced
Control Registers section.
相关PDF资料 |
PDF描述 |
|---|---|
| LFEC6E-3TN144C | IC FPGA 6.1KLUTS 144TQFP |
| LFXP3E-5T144C | IC FPGA 3.1KLUTS 100I/O 144-TQFP |
| LFXP3E-4T144I | IC FPGA 3.1KLUTS 100I/O 144-TQFP |
| LFXP3C-5T144C | IC FPGA 3.1KLUTS 100I/O 144-TQFP |
| LFXP3C-4T144I | IC FPGA 3.1KLUTS 100I/O 144-TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| KSZ8993ML | 功能描述:以太网 IC 2+1 Port 10/100 Switch w/Tranceivers & Frame Buffers, 128-Ld PQFP(Lead Free) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8993ML-EVAL | 功能描述:以太网开发工具 KSZ8993ML Evaluation Board RoHS:否 制造商:Micrel 产品:Evaluation Boards 类型:Ethernet Transceivers 工具用于评估:KSZ8873RLL 接口类型:RMII 工作电源电压: |
| KSZ8993MLI | 功能描述:以太网 IC 2+1 Port 10/100 Switch w/Tranceivers & Frame Buffers, 128-Ld PQFP(Lead Free, I-Temp) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8995FQ | 功能描述:以太网 IC Integrated 5-Port Switch with Fiber on Port 3 & 4, Lead free RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8995FQ-EVAL | 功能描述:以太网开发工具 Integrated 5-Port Switch with Fiber on Port 3 & 4 Evaluation Board RoHS:否 制造商:Micrel 产品:Evaluation Boards 类型:Ethernet Transceivers 工具用于评估:KSZ8873RLL 接口类型:RMII 工作电源电压: |
发布紧急采购，3分钟左右您将得到回复。