- 您现在的位置：买卖IC网 > PDF目录10791 > KSZ9021GNI (Micrel Inc)TXRX GIG ETH GMII/MII 64-QFN PDF资料下载
参数资料
| 型号： | KSZ9021GNI |
| 厂商： | Micrel Inc |
| 文件页数： | 6/53页 |
| 文件大小： | 0K |
| 描述： | TXRX GIG ETH GMII/MII 64-QFN |
| 标准包装： | 348 |
| 类型： | 收发器 |
| 驱动器/接收器数： | 8/8 |
| 规程： | 千兆位以太网 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-VFQFN 裸露焊盘 |
| 供应商设备封装： | 64-QFN（8x8） |
| 包装： | 托盘 |
| 配用： | 576-3873-ND - BOARD EVALUATION FOR KSZ9021GN |
| 其它名称： | 576-3789 |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页
Micrel, Inc.
KSZ9021GN
September 2010
14
M9999-091010-1.1
Strapping Options
Pin Number
Pin Name
Type
(1)
Pin Function
48
17
19
PHYAD2
PHYAD1
PHYAD0
I/O
The PHY Address, PHYAD[2:0], is latched at power-up / reset and is configurable to
any value from 1 to 7. Each PHY address bit is configured as follows:
Pull-up = 1
Pull-down = 0
PHY Address bits [4:3] are always set to ‘00’.
39
41
43
44
MODE3
MODE2
MODE1
MODE0
I/O
The MODE[3:0] strap-in pins are latched at power-up / reset and are defined as
follows:
MODE[3:0]
Mode
0000
Reserved – not used
0001
GMII / MII Mode
0010
Reserved – not used
0011
Reserved – not used
0100
NAND Tree Mode
0101
Reserved – not used
0110
Reserved – not used
0111
Chip Power Down Mode
1000
Reserved – not used
1001
Reserved – not used
1010
Reserved – not used
1011
Reserved – not used
1100
Reserved – not used
1101
Reserved – not used
1110
Reserved – not used
1111
Reserved – not used
45
CLK125_EN
I/O
CLK125_EN is latched at power-up / reset and is defined as follows:
Pull-up = Enable 125MHz Clock Output
Pull-down = Disable 125MHz Clock Output
Pin 55 (CLK125_NDO) provides the 125MHz reference clock output option for use by
the MAC.
55
LED_MODE
I/O
LED_MODE is latched at power-up / reset and is defined as follows:
Pull-up = Single LED Mode
Pull-down = Tri-color Dual LED Mode
Note:
1.
I/O = Bi-directional.
Pin strap-ins are latched during power-up or reset. In some systems, the MAC receive input pins may be driven during
power-up or reset, and consequently cause the PHY strap-in pins on the GMII/MII signals to be latched to the incorrect
configuration. In this case, it is recommended to add external pull-ups/pull-downs on the PHY strap-in pins to ensure
the PHY is configured to the correct pin strap-in mode.
相关PDF资料 |
PDF描述 |
|---|---|
| CMP04FSZ | IC COMPARATOR QUAD LP 14-SOIC |
| LTC1387CG#PBF | IC TXRX RS232/RS485 5VSNGL20SSOP |
| LT1134AISW#PBF | IC 4DRV/4RCV RS232 5V 24-SOIC |
| ADCMP565BPZ | IC COMP DUAL ULTRA-FAST 20-PLCC |
| LTC1321CSW#PBF | IC TXRX RS232/485/EIA562 24-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| KSZ9021GQ | 功能描述:以太网 IC Gigabit Ethernet Transceiver with GMII/MII, Lead Free RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ9021GQI | 功能描述:以太网 IC Gigabit Ethernet Transceiver w/ GMII/MII, I-Temp RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ9021RL | 功能描述:以太网 IC Gigabit Ethernet Transceiver with GMII RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ9021RL-EVAL | 制造商:Micrel Inc 功能描述:GIGABIT ETHERNET TRANSCEIVER W 制造商:Micrel Inc 功能描述:KIT EVALUATION FOR KSZ9021RL |
| KSZ9021RLI | 功能描述:以太网 IC Gigabit Ethernet Transceiver with RGMII, I-Temp RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。