- 您现在的位置：买卖IC网 > PDF目录69003 > L6260 (STMICROELECTRONICS) DISK DRIVE MOTOR CONTROLLER, 1.5 A, PQFP64 PDF资料下载
参数资料
| 型号： | L6260 |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 运动控制电子 |
| 英文描述： | DISK DRIVE MOTOR CONTROLLER, 1.5 A, PQFP64 |
| 封装： | TQFP-64 |
| 文件页数： | 10/30页 |
| 文件大小： | 440K |
| 代理商： | L6260 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
The read cycle is initiated by setting SLOAD low
and clocking in a valid read address. Only four
bits of address are necessary, if more than four
bits are clocked in, the four MSBs will be ignored
(i.e. only the first four bits will be used). If a valid
address is detected, the rising edge of R/W will
load the desired register into the internal se-
rial/parallel register ready for clocking out. The
data in the serial/parallel register is then serially
clocked out on every rising edge of SCLK (LSB is
clocked out first). Additional padded bits clocked
out will be zero.
Note: If SLOAD is set low with R/W high, the cur-
rent contents of the internal shift register can be
clocked out. This is useful for a "read back" of the
data last written into the required register.
D94IN094
tPER
A0
A1
A2
A3
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
SCLK
4 bit address (FIXED)
12 bit data (FIXED)
tRWS
tSLS
SLOAD
R/W
tRWH
tSLH
SDIO
Figure 5: Serial Write Timing Diagram
The write cycle has a fixed address and data
length. Four bits of address and 12 bits of data
must be clocked in to allow the data to be loaded
into the desired register. The write cycle is initi-
ated by setting SLOAD and R/W low. Setting R/W
low causes the SDIO line to be tri-stated for data
input. SLOAD low enables the internal counter to
increment on the rising edge of SCLK. The ad-
dress and data are clocked into the chip serially
on each rising edge of SCLK as shown above.
When both the 4 bits of address and the 12 bits of
the data have been clocked in, then the ad-
dressed register will be written to with the pro-
vided data. Setting SLOAD high will clear the in-
ternal logic and tri-state the SDIO line. This also
provides a way of safely aborting a write by sim-
ply forcing SLOAD high. NOTE: SLOAD must be
kept low during the entire duration of the 16 write
clocks.
D94IN095
tPER
A0
A1
A2
A3
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
SCLK
INPUT
OUTPUT
SLOAD
R/W
tRWS
tSLS
SDIO
tRWD
DATA
INVALID
HiZ
tSCKD
Figure 6: Serial Read Timing Diagram
L6260
18/30
相关PDF资料 |
PDF描述 |
|---|---|
| L6561I | 0.7 A POWER FACTOR CONTROLLER, PDIP8 |
| L6561C | 0.7 A POWER FACTOR CONTROLLER, PDIP8 |
| L6561DI | 0.7 A POWER FACTOR CONTROLLER, PDSO8 |
| L6561DC | 0.7 A POWER FACTOR CONTROLLER, PDSO8 |
| L6562AD | 0.8 A POWER FACTOR CONTROLLER, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| L6261 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Servo/Spindle Motor Controller/Driver |
| L62622.6 | 制造商:STMicroelectronics 功能描述: |
| L6268 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:12V DISK DRIVE SPINDLE & VCM, POWER & CONTROL “COMBO” |
| L6269 | 制造商:STMicroelectronics 功能描述:L6269 - Trays |
| L6269TR | 制造商:STMicroelectronics 功能描述:12V SMART POWER COMBO - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。