- 您现在的位置：买卖IC网 > PDF目录30712 > L64222 (LSI CORP) SPECIALTY CONSUMER CIRCUIT, PQFP208 PDF资料下载
参数资料
| 型号： | L64222 |
| 厂商： | LSI CORP |
| 元件分类： | 消费家电 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP208 |
| 封装： | PLASTIC, QFP-208 |
| 文件页数： | 5/32页 |
| 文件大小： | 248K |
| 代理商： | L64222 |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
L64222 DVD Audio/Video Decoder
13
DTACKn/RDYn
Data Acknowledge/Data Ready
3-State Output
DTACKn - Motorola Mode
The L64222 asserts this signal to indicate to the external
host that the current bus transaction (read or write) can
be completed. DTACKn is 3-stated if CSn is not asserted.
The bus cycle is terminated if the L64222 deasserts
DTACKn before the cycle is completed.
RDYn - Intel Mode
The L64222 asserts this signal to indicate to the external
host that the current bus transaction (read or write) can
be completed. RDYn is 3-stated if CSn is not asserted.
The bus cycle is terminated if the L64222 deasserts
RDYn before the cycle is completed.
WAITn
Wait
3-State Output
This signal may be used instead of DTACKn/RDYn by
hosts that require an inverted sense. The L64222 asserts
WAITn to indicate that its Host Interface is busy with a
read or write bus cycle and it deasserts it when the
current cycle is completed. WAITn is 3-stated when CSn
is not active.
INTRn
Interrupt
OD Output
INTRn is an active-LOW, open-drain, output signal. The
L64222 asserts this signal to alert the host that an
unmasked interrupt condition has occurred in the chip.
The host must read registers 0 through 4 to determine
the cause of the interrupt, take the appropriate action,
and set the Clear Interrupt Pin bit in Register 6 to
deassert INTRn.
DREQn
DMA Transfer Request
Output
The L64222 asserts this signal when it is ready to receive
a new byte of data from or transmit a new byte of data to
an external DMA controller. The state of DREQn reects
the condition of internal read and write FIFOs. For DMA
write cycles, DREQn is deasserted when the write FIFO
is not near full (more than one space left) and deasserted
when the FIFO is near full. For read cycles, DREQn is
asserted when the read FIFO is not near empty (more
than one space lled) and deasserted when the FIFO is
near empty. The maximum transfer rate over this
相关PDF资料 |
PDF描述 |
|---|---|
| L6440 | SPECIALTY CONSUMER CIRCUIT, UUC |
| L64702QC-33 | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| L64724QC | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| L64724BC | SPECIALTY CONSUMER CIRCUIT, PQFP80 |
| L64733C-44 | SPECIALTY CONSUMER CIRCUIT, PQCC44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| L64230FMB45 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Digital Filter |
| L64230GC-15 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Digital Filter |
| L64230GC-20 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Digital Filter |
| L64230GM-12 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Digital Filter |
| L64230GM-16 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Digital Filter |
发布紧急采购，3分钟左右您将得到回复。