- 您现在的位置：买卖IC网 > PDF目录19730 > LAMXO2280E-3TN144E (Lattice Semiconductor Corporation)IC FPGA AUTO 2.28KLUTS 144-TQFP PDF资料下载
参数资料
| 型号： | LAMXO2280E-3TN144E |
| 厂商： | Lattice Semiconductor Corporation |
| 文件页数： | 11/77页 |
| 文件大小： | 0K |
| 描述： | IC FPGA AUTO 2.28KLUTS 144-TQFP |
| 标准包装： | 60 |
| 系列： | LA-MachXO |
| 可编程类型： | 系统内可编程 |
| 最大延迟时间 tpd(1)： | 5.1ns |
| 电压电源 - 内部： | 1.14 V ~ 1.26 V |
| 宏单元数： | 1140 |
| 输入/输出数： | 113 |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 144-LQFP |
| 供应商设备封装： | 144-TQFP（20x20） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页
2-16
Architecture
Lattice Semiconductor
LA-MachXO Automotive Family Data Sheet
of the devices also support differential input buffers. PCI clamps are available on the top Bank I/O buffers. The
PCI clamp is enabled after VCC, VCCAUX, and VCCIO are at valid operating levels and the device has been con-
gured.
The two pads in the pair are described as “true” and “comp”, where the true pad is associated with the positive
side of the differential input buffer and the comp (complementary) pad is associated with the negative side of
the differential input buffer.
2.
Left and Right sysIO Buffer Pairs
The sysIO buffer pairs in the left and right Banks of the device consist of two single-ended output drivers and
two sets of single-ended input buffers (supporting ratioed and absolute input levels). The devices also have a
differential driver per output pair. The referenced input buffer can also be congured as a differential input
buffer. In these Banks the two pads in the pair are described as “true” and “comp”, where the true pad is asso-
ciated with the positive side of the differential I/O, and the comp (complementary) pad is associated with the
negative side of the differential I/O.
Typical I/O Behavior During Power-up
The internal power-on-reset (POR) signal is deactivated when VCC and VCCAUX have reached satisfactory levels.
After the POR signal is deactivated, the FPGA core logic becomes active. It is the user’s responsibility to ensure
that all VCCIO Banks are active with valid input logic levels to properly control the output logic states of all the I/O
Banks that are critical to the application. The default conguration of the I/O pins in a blank device is tri-state with a
weak pull-up to VCCIO. The I/O pins will maintain the blank conguration until VCC, VCCAUX and VCCIO have
reached satisfactory levels at which time the I/Os will take on the user-congured settings.
The VCC and VCCAUX supply the power to the FPGA core fabric, whereas the VCCIO supplies power to the I/O buff-
ers. In order to simplify system design while providing consistent and predictable I/O behavior, the I/O buffers
should be powered up along with the FPGA core fabric. Therefore, VCCIO supplies should be powered up before or
together with the VCC and VCCAUX supplies
Supported Standards
The LA-MachXO sysIO buffer supports both single-ended and differential standards. Single-ended standards can
be further subdivided into LVCMOS and LVTTL. The buffer supports the LVTTL, LVCMOS 1.2, 1.5, 1.8, 2.5, and
3.3V standards. In the LVCMOS and LVTTL modes, the buffer has individually congurable options for drive
strength, bus maintenance (weak pull-up, weak pull-down, bus-keeper latch or none) and open drain. BLVDS and
LVPECL output emulation is supported on all devices. The LA-MachXO1200 and LA-MachXO2280 support on-chip
LVDS output buffers on approximately 50% of the I/Os on the left and right Banks. Differential receivers for LVDS,
BLVDS and LVPECL are supported on all Banks of LA-MachXO1200 and LA-MachXO2280 devices. PCI support is
provided in the top Banks of the LA-MachXO1200 and LA-MachXO2280 devices. Table 2-8 summarizes the I/O
characteristics of the devices in the LA-MachXO family.
Tables 2-9 and 2-10 show the I/O standards (together with their supply and reference voltages) supported by the
LA-MachXO devices. For further information on utilizing the sysIO buffer to support a variety of standards please
see the details of additional technical documentation at the end of this data sheet.
相关PDF资料 |
PDF描述 |
|---|---|
| MIC2585-2KBTS TR | IC CTRLR HOT SWAP DUAL 24-TSSOP |
| VE-24J-CY-F4 | CONVERTER MOD DC/DC 36V 50W |
| MIC2585-2KBTS | IC CTRLR HOT SWAP DUAL 24-TSSOP |
| MIC37150-2.5BR TR | IC REG LDO 2.5V 1.5A S-PAK-3 |
| VE-24J-CY-F3 | CONVERTER MOD DC/DC 36V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LAMXO2280LUTSC-3FTN256E | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:LA-MachXO Automotive Family Data Sheet |
| LAMXO2280LUTSC-3FTN324E | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:LA-MachXO Automotive Family Data Sheet |
| LAMXO2280LUTSC-3TN100E | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:LA-MachXO Automotive Family Data Sheet |
| LAMXO2280LUTSC-3TN144E | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:LA-MachXO Automotive Family Data Sheet |
| LAMXO2280LUTSE-3FTN256E | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:LA-MachXO Automotive Family Data Sheet |
发布紧急采购，3分钟左右您将得到回复。