- 您现在的位置：买卖IC网 > PDF目录19656 > LC51024MV-75F484C (Lattice Semiconductor Corporation)IC XPLD 1024MC 7.5NS 484FPBGA PDF资料下载
参数资料
| 型号： | LC51024MV-75F484C |
| 厂商： | Lattice Semiconductor Corporation |
| 文件页数： | 10/99页 |
| 文件大小： | 0K |
| 描述： | IC XPLD 1024MC 7.5NS 484FPBGA |
| 标准包装： | 60 |
| 系列： | ispXPLD® 5000MV |
| 可编程类型： | 系统内可编程 |
| 最大延迟时间 tpd(1)： | 7.5ns |
| 电压电源 - 内部： | 3 V ~ 3.6 V |
| 逻辑元件/逻辑块数目： | 32 |
| 宏单元数： | 1024 |
| 输入/输出数： | 317 |
| 工作温度： | 0°C ~ 90°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 484-BBGA |
| 供应商设备封装： | 484-FPBGA（23x23） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页
Lattice Semiconductor
ispXPLD 5000MX Family Data Sheet
14
CAM Mode
In CAM Mode the multi-function array is configured as a Ternary Content Addressable Memory (CAM). CAM
behaves like a reverse memory where the input is data and the output is an address. It can be used to perform a
variety of high-performance look-up functions. As such, CAM has two modes of operation. In write or update mode
the CAM behaves as a RAM and data is written to the supplied address. In read or compare operations data is sup-
plied to the CAM and if this matches any of the data in the array the Match and Multiple Match (if there is more than
one match) flags are set to true and the lowest address with matching data is output. The CAM contains 128
entries of 48 bits. Figure 13 shows the block diagram of the CAM.
To further enhance the flexibility of the CAM a mask register is available. If enabled during updates, bits corre-
sponding with those set to 1 in the mask register are not updated. If enabled during compare operations, bits corre-
sponding to those set to 1 in the mask register are not included in the compare. A write don’t care signal allows
don’t cares to be programmed into the CAM if desired. Like other write operations the mask register controls this.
The write/comp data, write address, write enable, write chip select, and write don’t care signals are synchronous.
The CAM Output signals, match flag, and multimatch flag can be synchronous or asynchronous. The Enable mask
register input is not latched but must meet setup and hold times relative to the write clock. All inputs must use the
same clock and clock enable signals. All outputs must use the same clock and clock enable signals. Reset is com-
mon for both inputs and outputs. Table 9 shows the allowable sources for clock, clock enable, and reset for the var-
ious CAM registers.
Figure 13. CAM Mode
Table 9. Register Clocks, Clock Enables, and Initialization in CAM Mode
Register
Input
Source
Write data, Write address,
Enable mask register, Write
enable, write chip select, and
write don’t care, CAM Output,
Match, and Multimatch
Clock
CLK or one of the global clocks (CLK0 - CLK3). Each of these signals can
be inverted if required.
Clock Enable
WE or one of the global clocks (CLK1 - CLK 2). Each of these signals can
be inverted if required.
Reset
Created by the logical OR of the global reset signal and RST. RST is routed
by the multifunction array from GRP, with inversion if desired
‘
68 Inputs
From
Routing
Write Enable (WE)
En Mask Reg (EN_MASK)
Reset (RST)
Write Chip Sel (WCS[0:1])
CLK (CLK)
Clock Enable (CE)
Write/Comp Data
(WD[0:31])
128X48
CAM
Write Address
(WAD[0:6])
WR Mask Reg (WR_MASK)
WR don t care (WR_DC)
RESET
CLK0
CLK3
CLK1
CLK2
CAM
Output
CO[0:6]
Match
Out
MATCH
Multi-
match
Out
MUL_MATCH
SELECT
DEVICES
DISCONTINUED
相关PDF资料 |
PDF描述 |
|---|---|
| ATF1508AS-10QC100 | IC CPLD 128 MACROCELL 100PQFP |
| DE2B3KY101KA2BM01 | CAP CER 100PF 250V 10% RADIAL |
| ABM31DTAS-S189 | CONN EDGECARD 62POS R/A .156 SLD |
| HBC08DRTS-S13 | CONN EDGECARD 16POS .100 EXTEND |
| TOP249F | IC OFFLINE SWIT UVLO HV TO262 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LC51024MV-75F484I | 功能描述:CPLD - 复杂可编程逻辑器件 PROGRAM EXPANDED LOG RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100 |
| LC51024MV-75F672C | 功能描述:CPLD - 复杂可编程逻辑器件 PROGRAM EXPANDED LOG RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100 |
| LC51024MV-75F672I | 功能描述:CPLD - 复杂可编程逻辑器件 PROGRAM EXPANDED LOG RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100 |
| LC51024MV-75FN208C | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family |
| LC51024MV-75FN208I | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family |
发布紧急采购，3分钟左右您将得到回复。