- 您现在的位置：买卖IC网 > PDF目录224106 > LC7153 PLL FREQUENCY SYNTHESIZER, 160 MHz, PDIP24 PDF资料下载
参数资料
| 型号： | LC7153 |
| 元件分类： | PLL合成/DDS/VCOs |
| 英文描述： | PLL FREQUENCY SYNTHESIZER, 160 MHz, PDIP24 |
| 封装： | DIP-24 |
| 文件页数： | 7/11页 |
| 文件大小： | 167K |
| 代理商： | LC7153 |
LC7153, 7153M
No.4160–5/11
Serial Data Input Timing
r
e
t
e
m
a
r
a
Pl
o
b
m
y
Ss
n
o
i
t
i
d
n
o
C
s
g
n
i
t
a
R
t
i
n
U
n
i
mx
a
m
e
m
i
t
p
u
t
e
s
a
t
a
Dt U
S
l
a
t
s
y
r
c
z
H
M
4
2
.
0
10
0
4s
n
s
e
i
c
n
e
u
q
e
r
f
l
a
t
s
y
r
c
r
e
h
t
Of
/
4
L
A
T
X
s
n
e
m
i
t
d
l
o
h
a
t
a
Dt D
H
l
a
t
s
y
r
c
z
H
M
4
2
.
0
10
0
4s
n
s
e
i
c
n
e
u
q
e
r
f
l
a
t
s
y
r
c
r
e
h
t
Of
/
4
L
A
T
X
s
n
e
m
i
t
e
l
b
a
n
e
p
i
h
c
l
e
v
e
l
-
W
O
Lt L
E
l
a
t
s
y
r
c
z
H
M
4
2
.
0
10
0
4s
n
s
e
i
c
n
e
u
q
e
r
f
l
a
t
s
y
r
c
r
e
h
t
Of
/
4
L
A
T
X
s
n
e
m
i
t
p
u
t
e
s
e
l
b
a
n
e
p
i
h
Ct S
E
l
a
t
s
y
r
c
z
H
M
4
2
.
0
10
0
4s
n
s
e
i
c
n
e
u
q
e
r
f
l
a
t
s
y
r
c
r
e
h
t
Of
/
4
L
A
T
X
s
n
e
m
i
t
d
l
o
h
e
l
b
a
n
e
p
i
h
Ct H
E
l
a
t
s
y
r
c
z
H
M
4
2
.
0
10
0
4s
n
s
e
i
c
n
e
u
q
e
r
f
l
a
t
s
y
r
c
r
e
h
t
Of
/
4
L
A
T
X
s
n
h
t
d
i
w
e
s
l
u
p
k
c
o
l
c
l
e
v
e
l
-
W
O
Lt L
C
l
a
t
s
y
r
c
z
H
M
4
2
.
0
10
0
4s
n
s
e
i
c
n
e
u
q
e
r
f
l
a
t
s
y
r
c
r
e
h
t
Of
/
4
L
A
T
X
s
n
h
t
d
i
w
e
s
l
u
p
k
c
o
l
c
l
e
v
e
l
-
H
G
I
Ht H
C
l
a
t
s
y
r
c
z
H
M
4
2
.
0
10
0
4s
n
s
e
i
c
n
e
u
q
e
r
f
l
a
t
s
y
r
c
r
e
h
t
Of
/
4
L
A
T
X
s
n
e
m
i
t
h
c
t
a
l
a
t
a
d
o
t
e
l
b
a
n
e
p
i
h
Ct A
L
l
a
t
s
y
r
c
z
H
M
4
2
.
0
1
0
4s
n
s
e
i
c
n
e
u
q
e
r
f
l
a
t
s
y
r
c
r
e
h
t
O
f
/
4
L
A
T
X
s
n
Functional Description
PLLA and PLLB Programmable Dividers
PLLA and PLLB input frequency ranges are set by Mode 2
command bits FA and FB, respectively. Their divider ra-
tios, NA and NB, are set by Mode 1 command bits DA0 to
DA15 and DB0 to DB15, respectively.
Programmable Reference Divider
The divider ratio, NR, is set by Mode 2 command bits R0
to R13. The reference frequency is given by fXIN/(2×NR).
Phase Detector
The state of the phase-detector output as a function of the
divider ratio and reference frequency is shown in table 1.
Table 1. Phase-detector output states
Note
N=NA for PLLA, and NB for PLLB
n
o
i
t
i
d
n
o
C1
B
D
P
,
1
A
D
P
fI
f
>
N
/
f
e
r
H
G
I
H
fI
f
<
N
/
f
e
r
W
O
L
fI
f
=
N
/
f
e
r
e
c
n
a
d
e
p
m
i
H
G
I
H
When PLLA is unlocked, LDA is pulled LOW and both
PDA1 and PDA2 are active. PLLB operates identically to
PLLA. Mode 2 command bits UL0 and UL1 set the unlock
phase-error threshold, and bits UE0 and UE1, the LDA and
LDB output extension.
Dual Charge Pump
A typical dual charge-pump configuration is shown in fig-
ure 1. The phase-detector secondary output is active after a
change in frequency, and the phase error causes the PLL to
unlock. In this case, the load resistance R1 becomes
R1M||R1S, decreasing the LPF time constant and the time
required to lock the PLL.
相关PDF资料 |
PDF描述 |
|---|---|
| LCE20A-E3/4 | 1500 W, UNIDIRECTIONAL, SILICON, TVS DIODE |
| LCE28A-E3/4 | 1500 W, UNIDIRECTIONAL, SILICON, TVS DIODE |
| LCE7.0/54 | 1500 W, UNIDIRECTIONAL, SILICON, TVS DIODE |
| LCE7.5A-AP | 1500 W, UNIDIRECTIONAL, SILICON, TVS DIODE, DO-201AE |
| LCH25-20 | SILICON, RECTIFIER DIODE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LC7153M | 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:Universal Dual-PLL Frequency Synthesizers |
| LC717A00AJ | 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:Capacitance-Digital-Converter LSI for Electrostatic Capacitive Touch Sensors |
| LC717A00AJ-AH | 功能描述:电容触摸传感器 TOUCH SENSOR IC RoHS:否 制造商:Microchip Technology 电源电压: 通道数量: 封装 / 箱体: 尺寸: 温度范围: |
| LC717A00AR | 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:Capacitance-Digital-Converter LSI for Electrostatic Capacitive Touch Sensors |
| LC717A00ARGEVB | 功能描述:数据转换 IC 开发工具 EVM FOR LC717A00AR RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
发布紧急采购，3分钟左右您将得到回复。