- 您现在的位置：买卖IC网 > PDF目录97997 > LC7185-8750 PLL FREQUENCY SYNTHESIZER, 30 MHz, PDIP30 PDF资料下载
参数资料
| 型号： | LC7185-8750 |
| 元件分类： | PLL合成/DDS/VCOs |
| 英文描述： | PLL FREQUENCY SYNTHESIZER, 30 MHz, PDIP30 |
| 封装： | SDIP-30 |
| 文件页数： | 2/12页 |
| 文件大小： | 152K |
| 代理商： | LC7185-8750 |
(3) Timing Requirements for Hold Mode
VDD must remain at 5.0 V or higher (crystal oscillator requirement) for 6.0 ms (t HOLD) after the HOLD line is asserted (HOLD
=0(<0.3 VDD). After this, VDD may go as low as 3.2 V.
There are no constraints on timing for the HOLD and VDD pins when the chip is leaving hold mode.
The signal can be activated in one of two orders.
If HOLD is already deactivated (> 0.7 VDD), the LC7185-8750 leaves hold mode within 2.0 ms after VDD rises to >5.0 V.
If VDD is > 5.0 V, the LC7185-8750 enters normal mode within 2.0 ms after HOLD is deactivated.
(4) Reset Timing
1.
Reset timing (e.g. battery replacement)
Note: tINIT should be greater than 1.0 s.
2.
Reset caused by a sudden voltage (VDD) drop
If VDD drops momentarily down to less than 3.2 V and rises up to more than 5.0 V t > tINIT (t > 1.0 s), a reset may be
generated.
pin
Normal mode
Hold mode
Normal mode
pin
LC7185-8750
No. 3356-10/12
相关PDF资料 |
PDF描述 |
|---|---|
| LC7185-8750 | PLL FREQUENCY SYNTHESIZER, 30 MHz, PDIP30 |
| LC72122V | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO20 |
| LC72144M | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO24 |
| LC72151V | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO30 |
| LC7216M | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LC7185-8750-E | 制造商:ON Semiconductor 功能描述:PLL FREQUENCY SYSTHESIZER - Ammo Pack |
| LC7191 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Display Driver， Other/Special/Miscellaneous |
| LC71C18 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Laser Diode with Monitor Diode |
| LC71C18G | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Laser Diode with Monitor Diode |
| LC71F7000MA0-AH | 功能描述:电容触摸传感器 TOUCH SENSOR IC RoHS:否 制造商:Microchip Technology 电源电压: 通道数量: 封装 / 箱体: 尺寸: 温度范围: |
发布紧急采购，3分钟左右您将得到回复。