- 您现在的位置：买卖IC网 > PDF目录80205 > LC72121V PLL FREQUENCY SYNTHESIZER, 160 MHz, PDSO24 PDF资料下载
参数资料
| 型号： | LC72121V |
| 元件分类： | PLL合成/DDS/VCOs |
| 英文描述： | PLL FREQUENCY SYNTHESIZER, 160 MHz, PDSO24 |
| 封装： | SSOP-24 |
| 文件页数： | 3/23页 |
| 文件大小： | 377K |
| 代理商： | LC72121V |
No.
Control block/data
Function
Related data
No. 5815-11/23
LC72121, 72121M, 72121V
Continued from preceding page.
No.
Control block/data
Function
Related data
9
Clock time base
TBC
Setting the TBC bit to 1 causes an 8-Hz clock time base signal with a 40% duty to be output from the
BO1 pin. (The BO1 data will be ignored.)
BO1
10
Charge pump
control data
DLC
Forcibly controls the charge pump output.
* If the circuit deadlocks due to the VCO control voltage (Vtune) being 0 and the VCO being stopped,
applications can get out of the deadlocked state by setting the charge pump output to low and setting
Vtune to VCC. (Deadlock clear circuit)
11
IF counter control
data
IFS
This data is normally set to 1. Setting this data to 0 sets the circuit to reduced input sensitivity mode, in
which the sensitivity is reduced by about 10 to 30 mV rms.
* See the “IF Counter Operation” section for details.
1
I/O port data
12, I1
Data latched from the I/O port IO1 or IO2 pin states.
These bits reflect the pin states regardless of the I/O port mode (input or output).
The data is latched at the point the circuit enters data output mode (OUT mode).
I1
← The IO1 pin state
H : 1
I2
← The IO2 pin state
L : 0
IOC1
IOC2
12
Test data
TEST0 to 2
Test data
TEST0
TEST1
All these bits must be set to 0.
TEST2
All these bits are set to 0 after a power on reset.
13
DNC
This bit must be set to 0.
DLC
Charge pump output
0
Normal operation
1
Forced to low
Structure of the DO Output Data (serial data output)
OUT mode
DO Output Data
2
PLL unlocked state
data
UL
Indicates the state of the unlocked state detection circuit.
UL
← 0: When the PLL is unlocked.
UL
← 1: When the PLL is locked or in the detection disabled mode.
UL0
UL1
3
IF counter binary
data
C19 to C0
Indicates the value of the IF counter (20-bit binary counter).
C19
← MSB of the binary counter
C0
← LSB of the binary counter
CTE
GT0
GT1
相关PDF资料 |
PDF描述 |
|---|---|
| LES25A48-3V3RS | 1-OUTPUT 82.5 W DC-DC REG PWR SUPPLY MODULE |
| LES40A48-2V5S | 1-OUTPUT 100 W DC-DC REG PWR SUPPLY MODULE |
| LES25A48-1V2RA | 1-OUTPUT 30 W DC-DC REG PWR SUPPLY MODULE |
| L6926D013TR | 1.4 A SWITCHING REGULATOR, 600 kHz SWITCHING FREQ-MAX, PDSO8 |
| LNBP9V7V | 0.8 A SWITCHING REGULATOR, PZFM7 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LC72121V-D-MPB-E | 制造商:ON Semiconductor 功能描述:PLL FREQUENCY SYNTHESIZER - Ammo Pack |
| LC72121V-D-TLM-E | 制造商:ON Semiconductor 功能描述:PLL FREQUENCY SYNTHESIZER - Tape and Reel |
| LC72121V-TLM-E | 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| LC72122V | 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizer for Portable Equipment Electronic Tuning |
| LC72122V-MPB-E | 制造商:ON Semiconductor 功能描述:PLL FREQUENCY SYNTHESIZER - Ammo Pack |
发布紧急采购，3分钟左右您将得到回复。