- 您现在的位置：买卖IC网 > PDF目录43903 > LC72136NM PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO24 PDF资料下载
参数资料
| 型号： | LC72136NM |
| 元件分类： | PLL合成/DDS/VCOs |
| 英文描述： | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO24 |
| 封装： | MFP-24 |
| 文件页数： | 20/23页 |
| 文件大小： | 318K |
| 代理商： | LC72136NM |
No. 5608-6/23
LC72136N, 72136NM
Pin Functions
Pin No.
Symbol
(MFP pin numbers
Type
Functions
Circuit configuration
are in parentheses.)
22 (24)
1 (1)
16 (17)
15 (16)
3 (4)
5 (6)
4 (5)
6 (7)
17 (18)
21 (22)
XIN
XOUT
FMIN
AMIN
CE
CL
DI
DO
VDD
VSS
Xtal
Local oscillator
signal input
Local oscillator
signal input
Chip enable
Clock
Input data
Output data
Power supply
Ground
Crystal oscillator connections (75 kHz)
The extremely high input impedance of the XIN pins
means that applications must take the possibility of
leakage into account.
FMIN is selected when the serial data input DVS bit is
set to 1.
The input frequency range is from 10 to 160 MHz.
The input signal passes through the internal divide-by-
two prescaler and is input to the swallow counter.
The divisor can be in the range 272 to 65535. However,
since the signal has passed through the divide-by-two
prescaler, the actual divisor is twice the set value.
AMIN is selected when the serial data input DVS bit is
set to 0.
When the serial data input SNS bit is set to 1:
— The input frequency range is 2 to 40 MHz.
— The signal is directly input to the swallow counter.
— The divisor can be in the range 272 to 65535, and
the divisor used will be the value set.
When the serial data input SNS bit is set to 0:
— The input frequency range is 0.5 to 10 MHz.
— The signal is directly input to a 12-bit programmable
divider.
— The divisor can be in the range 4 to 4095, and the
divisor used will be the value set.
Set this pin high when inputting (DI) or outputting (DO)
serial data.
Used as the synchronization clock when inputting (DI) or
outputting (DO) serial data.
Inputs serial data transferred from the controller to the
LC72136N.
Outputs serial data transferred from the LC72136N to
the controller. The data output is determined by the
DOC0 to DOC2 bits in the serial data.
The LC72136N power supply pin. (VDD = 4.5 to 5.5 V)
The power on reset circuit operates when power is first
applied.
The LC72136N ground
Continued on next page.
相关PDF资料 |
PDF描述 |
|---|---|
| LC72140M | PLL FREQUENCY SYNTHESIZER, 160 MHz, PDSO24 |
| LC72140 | PLL FREQUENCY SYNTHESIZER, 160 MHz, PDIP24 |
| LC72146 | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDIP24 |
| LC72146V | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO24 |
| LC72146M | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO24 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LC72137 | 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizer |
| LC72137_11 | 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizer |
| LC72137M | 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizer for Electronic Tuning |
| LC72137MA-AE | 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| LC72140 | 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizers |
发布紧急采购，3分钟左右您将得到回复。