- 您现在的位置：买卖IC网 > PDF目录67755 > LC72137 (SANYO SEMICONDUCTOR CO LTD) PLL FREQUENCY SYNTHESIZER, 40 MHz, PDIP22 PDF资料下载
参数资料
| 型号： | LC72137 |
| 厂商： | SANYO SEMICONDUCTOR CO LTD |
| 元件分类： | PLL合成/DDS/VCOs |
| 英文描述： | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDIP22 |
| 封装： | SDIP-22 |
| 文件页数： | 2/22页 |
| 文件大小： | 348K |
| 代理商： | LC72137 |
No. 5743-10/22
LC72137, 72137M
Continued from preceding page.
No.
Control block/data
Description
Related data
DO pin control data
Data that determines DO pin output
DOC0, DOC1, DOC2
The open state is selected following a power-on reset.
Note: 1. end-UC: IF counter measurement completion check
When end-UC is set and an IF count is started (CTE = 0
→ 1), the DO pin
automatically goes to the open state.
When the IF count measurement completes, the DO pin goes low and
the count completion check operation is enabled.
The DO pin goes to the open state due to serial data I/O (CE: high).
2. Goes to the open state if the IO pin itself is set to be an output port.
Caution: The DO pin always goes to the open state during the data input period (during the
period when CE is high in mode IN1 or IN2), regardless of the values of the DO pin
control data (DOC0 to DOC2). Also, the DO pin outputs the content of the internal
DO serial data in synchronization with the CL pin signal during the data output period
(during the period when CE is high in the OUT mode) regardless of the values of
the DO pin control data (DOC0 to DOC2).
Unlock detection data
Selects the phase error (E) detection range for PLL lock discrimination.
UL0, UL1
When a phase error greater than the specified range occurs, the LC72137 determines
that the PLL is unlocked. (*: Don’t care.)
Note: When unlocked, the DO pin goes low and the serial data output UL bit is 0.
Phase comparator
Phase comparator dead zone control data
control data
DZ0, DZ1
Dead zone width: DZA < DZB < DZC < DZD
Clock time base
An 8 Hz 40% duty clock time base signal can be output from BO1 by setting TBC to 1.
TBC
(The BO1 data will be ignored.)
Charge pump control data
Data that forcibly controls the charge pump output
DLC
Note: The LC72137 provides a technique for escaping from deadlock by setting Vtune to
VCC (deadlock clear circuit). This is used when the circuit is deadlocked due to the
VCO oscillator being stopped by the VCO control voltage (Vtune) being 0 V.
(6)
(7)
(8)
(9)
(10)
UL0, UL1,
CTE,
IOC1, IOC2
DOC0,
DOC1,
DOC2
BO1
DOC2
DOC1
DOC0
DO pin state
0
Open
0
1
Low when the unlock state is detected
0
1
0
end-UC*1
0
1
Open
1
0
Open
1
0
1
The IO1 pin state*2
1
0
The IO2 pin state*2
1
Open
UL1
UL0
E detection width
Detector output
0
Stopped
Open
0
1
0
E is output directly
1
*
±6.67 s
E is extended by 1 to 2 ms
DZ1
DZ0
Dead zone mode
0
DZA
0
1
DZB
1
0
DZC
1
DZD
DLC
Charge pump output
0
Normal operation
1
Forced low
Continued on next page.
相关PDF资料 |
PDF描述 |
|---|---|
| LC72137M | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO20 |
| LC99403 | SPECIALTY ANALOG CIRCUIT, BGA180 |
| LGDS-300-0-K/S | 1-OUTPUT DC-DC REG PWR SUPPLY MODULE |
| LGDS-300-0-K/T | 1-OUTPUT DC-DC REG PWR SUPPLY MODULE |
| LM10506TMX | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PBGA34 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LC72137_11 | 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizer |
| LC72137M | 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizer for Electronic Tuning |
| LC72137MA-AE | 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| LC72140 | 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizers |
| LC72140M | 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizers |
发布紧急采购，3分钟左右您将得到回复。