- 您现在的位置：买卖IC网 > PDF目录79775 > LC7219 PLL FREQUENCY SYNTHESIZER, 160 MHz, PDIP24 PDF资料下载
参数资料
| 型号： | LC7219 |
| 元件分类： | PLL合成/DDS/VCOs |
| 英文描述： | PLL FREQUENCY SYNTHESIZER, 160 MHz, PDIP24 |
| 封装： | SDIP-24 |
| 文件页数： | 9/12页 |
| 文件大小： | 212K |
| 代理商： | LC7219 |
LC7219, 7219M
No.3661–6/12
Note
t1≥1.5s, t2≥0s, t3≥1.5s, t5<1.5s
Figure 3. Shift register data format
Serial Data Output
The LC7219 and LC7219M both have an internal 28-bit shift register that comprise two bits representing the state of
IN0 and IN1 (I0 and I1, respectively), a 20-bit general-purpose counter address (C0 to C19) and unlock flags (UL0 to
UL3) as shown in table 3.
The shift register contents are clocked out on DO when the serial data output mode is selected as shown in figure 3.
The internal circuit of outputs DO and OUT0 to OUT6 are shown in figure 4.
Table 3. Shift register data
s
t
i
Be
m
a
N
n
o
i
t
p
i
r
c
s
e
D
2
,
1I0 I
, 1
a
t
a
d
t
r
o
p
t
u
p
n
I
I0
d
n
a
,
0
N
I
f
o
e
t
a
t
s
e
h
t
s
iI1
.
1
N
I
f
o
e
t
a
t
s
e
h
t
,
4
,
3d
il
a
v
n
I
4
2
o
t
5C0
C
o
t
9
1
e
u
l
a
v
r
e
t
n
u
o
c
e
s
o
p
r
u
p
-
l
a
r
e
n
e
G
s
t
i
BC0
C
o
t
9
1
C
.
r
e
t
n
u
o
c
t
i
b
-
0
2
e
h
t
f
o
e
u
l
a
v
d
e
h
c
t
a
l
e
h
t
e
r
a
9
1
.
b
s
m
e
h
t
s
i
8
2
o
t
5
20
L
U
o
t
3
L
U
s
t
i
b
s
u
t
a
t
s
k
c
o
l
n
u
L
P
a
r
o
f
e
u
l
a
v
e
h
t
s
d
e
c
x
e
r
o
r
e
s
a
h
p
e
h
t
n
e
h
W
.
t
i
u
c
r
i
c
r
o
t
c
e
t
e
d
k
c
o
l
n
u
e
h
t
m
o
r
f
a
t
a
d
e
h
c
t
a
l
e
h
t
e
r
a
3
L
U
o
t
0
L
U
s
t
i
B
.
t
e
s
i
t
i
b
e
h
t
,
l
a
t
s
y
r
c
z
H
M
2
.
7
a
r
o
f
w
o
l
e
b
n
w
o
h
s
a
t
i
b
n
e
v
i
g
n
e
h
w
t
e
s
i
0
L
U
Φ
R
O
R
E
≥
s
1
.
1
n
e
h
w
t
e
s
i
1
L
U
Φ
R
O
R
E
≥
s
2
.
2
n
e
h
w
t
e
s
i
2
L
U
Φ
R
O
R
E
≥
s
3
.
3
n
e
h
w
t
e
s
i
3
L
U
Φ
R
O
R
E
≥
s
5
.
0
Figure 4. Output driver internal circuits
Serial Data Output Timing
The timing for the serial data output is shown in figure 5. Bits A0 to A3 are the mode select bits. When CE goes HIGH,
I0 is output on DO, and each subsequent data bit is output on the falling edge of CL. CE should be held HIGH for 27
clock cycles to allow all data to be output.
In serial data output mode, DO is forced HIGH when CE goes LOW as shown in figure 5. DO goes LOW when the
status of IN0 changes. In frequency or period measurement modes, DO goes LOW when frequency or period measure-
ment is completed.
Figure 5. Output timing
相关PDF资料 |
PDF描述 |
|---|---|
| LM1501-9PV2AHF | 1-OUTPUT 50 W AC-DC REG PWR SUPPLY MODULE |
| LM1601-9PV3H | 1-OUTPUT 50 W AC-DC REG PWR SUPPLY MODULE |
| LM1601-9RV0AH | 1-OUTPUT 50 W AC-DC REG PWR SUPPLY MODULE |
| LM1901-7PV3H | 1-OUTPUT 50 W AC-DC REG PWR SUPPLY MODULE |
| LM1901-9RV0AHF | 1-OUTPUT 50 W AC-DC REG PWR SUPPLY MODULE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LC72191 | 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizer for Electronic Tuning in Car Stereo Tuners |
| LC72191JM | 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizer for Electronic Tuning in Car Stereo Tuners |
| LC72191JMA-AH | 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| LC72191M | 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizer for Electronic Tuning in Car Stereo Tuners |
| LC72191M-TLM-E | 制造商:ON Semiconductor 功能描述:PLL FREQUENCY SYNTHESIZER - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。