参数资料
型号: LCMXO1200E-5TN100C
厂商: Lattice Semiconductor Corporation
文件页数: 31/88页
文件大小: 0K
描述: IC FPGA 1.2KLUTS 100TQFP
标准包装: 90
系列: MachXO
可编程类型: 系统内可编程
最大延迟时间 tpd(1): 3.6ns
电压电源 - 内部: 1.14 V ~ 1.26 V
宏单元数: 600
输入/输出数: 73
工作温度: 0°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 100-LQFP
供应商设备封装: 100-TQFP(14x14)
包装: 托盘
DC and Switching Characteristics
MachXO Family Data Sheet
sysIO Recommended Operating Conditions
V CCIO (V)
LVPECL
Standard
LVCMOS 3.3
LVCMOS 2.5
LVCMOS 1.8
LVCMOS 1.5
LVCMOS 1.2
LVTTL
PCI 3
LVDS 1, 2
1
BLVDS 1
RSDS 1
Min.
3.135
2.375
1.71
1.425
1.14
3.135
3.135
2.375
3.135
2.375
2.375
Typ.
3.3
2.5
1.8
1.5
1.2
3.3
3.3
2.5
3.3
2.5
2.5
Max.
3.465
2.625
1.89
1.575
1.26
3.465
3.465
2.625
3.465
2.625
2.625
1. Inputs on chip. Outputs are implemented with the addition of external resistors.
2. MachXO1200 and MachXO2280 devices have dedicated LVDS buffers
3. Input on the top bank of the MachXO1200 and MachXO2280 only.
sysIO Single-Ended DC Electrical Characteristics
Input/Output
Standard
LVCMOS 3.3
Min. (V)
-0.3
V IL
Max. (V)
0.8
V IH
Min. (V)
2.0
Max. (V)
3.6
V OL Max.
(V)
0.4
0.2
V OH Min.
(V)
V CCIO - 0.4
V CCIO - 0.2
I OL 1
(mA)
16, 12, 8, 4
0.1
I OH 1
(mA)
-14, -12, -8, -4
-0.1
0.4
2.4
16
-16
LVTTL
-0.3
0.8
2.0
3.6
0.4
V CCIO - 0.4
12, 8, 4
-12, -8, -4
0.2
V CCIO - 0.2
0.1
-0.1
LVCMOS 2.5
LVCMOS 1.8
LVCMOS 1.5
LVCMOS 1.2
(“C” Version)
LVCMOS 1.2
(“E” Version)
PCI
-0.3
-0.3
-0.3
-0.3
-0.3
-0.3
0.7
0.35V CCIO
0.35V CCIO
0.42
0.35V CC
0.3V CCIO
1.7
0.65V CCIO
0.65V CCIO
0.78
0.65V CC
0.5V CCIO
3.6
3.6
3.6
3.6
3.6
3.6
0.4
0.2
0.4
0.2
0.4
0.2
0.4
0.2
0.4
0.2
0.1V CCIO
V CCIO - 0.4
V CCIO - 0.2
V CCIO - 0.4
V CCIO - 0.2
V CCIO - 0.4
V CCIO - 0.2
V CCIO - 0.4
V CCIO - 0.2
V CCIO - 0.4
V CCIO - 0.2
0.9V CCIO
16, 12, 8, 4
0.1
16, 12, 8, 4
0.1
8, 4
0.1
6, 2
0.1
6, 2
0.1
1.5
-14, -12, -8, -4
-0.1
-14, -12, -8, -4
-0.1
-8, -4
-0.1
-6, -2
-0.1
-6, -2
-0.1
-0.5
1. The average DC current drawn by I/Os between GND connections, or between the last GND in an I/O Bank and the end of an I/O Bank, as
shown in the logic signal connections table shall not exceed n * 8mA. Where n is the number of I/Os between Bank GND connections or
between the last GND in a Bank and the end of a Bank.
3-5
相关PDF资料
PDF描述
EBM02DSXN CONN EDGECARD 4POS DIP .156 SLD
LCMXO1200C-5TN100C IC PLD 1200LUTS 73I/O 100-TQFP
EBM02DRXN CONN EDGECARD 4POS DIP .156 SLD
ESA49DTKT CONN EDGECARD 98POS DIP .125 SLD
LCMXO1200C-5T100C IC PLD 1200LUTS 73I/O 100-TQFP
相关代理商/技术参数
参数描述
LCMXO1200E-5TN144C 功能描述:CPLD - 复杂可编程逻辑器件 1200 LUTs 113 IO 1.2 V -5 Spd RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
LCMXO1200LUTSC-3FT256C 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:MachXO Family Data Sheet
LCMXO1200LUTSC-3FT256CES 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:MachXO Family Data Sheet
LCMXO1200LUTSC-3FT256I 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:MachXO Family Data Sheet
LCMXO1200LUTSC-3FT256IES 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:MachXO Family Data Sheet