- 您现在的位置：买卖IC网 > PDF目录378649 > LF3310 (Logic Devices Incorporated) Horizontal / Vertical Digital Image Filter PDF资料下载
参数资料
| 型号： | LF3310 |
| 厂商： | Logic Devices Incorporated |
| 英文描述： | Horizontal / Vertical Digital Image Filter |
| 中文描述： | 水平/垂直数字图像滤波器 |
| 文件页数： | 9/21页 |
| 文件大小： | 287K |
| 代理商： | LF3310 |
DEVICES INCORPORATED
Video Imaging Products
9
LF3310
Horizontal / Vertical Digital Image Filter
11/08/2001-LDS.3310-H
(see Figure 11). Each round register is
32-bits wide and user-programmable.
This allows the filter’s output to be
rounded to any precision required.
Since any 32-bit value may be
programmed into the round registers,
the device can support complex
rounding algorithms as well as
standard Half-LSB rounding. HRSL
3-
0
determines which of the sixteen
horizontal round registers are used in
the rounding operation. A value of 0
on HRSL
3-0
selects horizontal round
register 0. A value of 1 selects hori-
zontal round register 1 and so on.
HRSL
3-0
may be changed every clock
cycle if desired. This allows the
rounding algorithm to be changed
every clock cycle. This is useful when
filtering interleaved data. If rounding
is not desired, a round register should
be loaded with 0 and selected as the
register used for rounding. Round
register loading is discussed in the LF
Interface
TM
section.
Horizontal Select
The word width of the horizontal
filter output is 32-bits. However, only
12-bits may be sent to the filter
output. The horizontal filter select
circuitry determines which 12-bits are
passed (see Table 1). The horizontal
select registers control the horizontal
select circuitry. There are sixteen
horizontal select registers. Each select
register is 5-bits wide and user-
programmable. HRSL
3-0
determines
which of the sixteen horizontal select
registers are used in the horizontal
select circuitry. A value of 0 on
HRSL
3-0
selects horizontal select
register 0. A value of 1 selects hori-
zontal select register 1 and so on.
HRSL
3-0
may be changed every clock
cycle if desired. This allows the 12-bit
window to be changed every clock
cycle. This is useful when filtering
interleaved data. Select register
loading is discussed in the LF
Interface
TM
section.
Horizontal Limiting
An output limiting function is
provided for the output of the
horizontal filter. The horizontal limit
registers determine the valid range of
output values when limiting is
enabled (Bit 1 in Configuration
Register 5). There are sixteen 24-bit
horizontal limit registers. HRSL
3-0
determines which horizontal limit
register is used during the limit
operation. A value of 0 on HRSL
3-0
selects horizontal limit register 0. A
value of 1 selects horizontal limit
register 1 and so on. Each limit
register contains both an upper and
lower limit value. If the value fed to
the limiting circuitry is less than the
lower limit, the lower limit value is
passed as the filter output. If the
value fed to the limiting circuitry is
greater than the upper limit, the
upper limit value is passed as the
filter output. HRSL
3-0
may be
changed every clock cycle if desired.
This allows the limit range to be
BITS
FUNCTION
DESCRIPTION
0
ALU Mode
0 : A + B
1 : B – A
1
Pass A
0 : ALU Input A = 0
1 : ALU Input A = Forward Register Path
2
Pass B
0 : ALU Input B = 0
1 : ALU Input B = Reverse Register Path
11-3
Reserved
Must be set to “0”
T
ABLE
2.
C
ONFIGURATION
R
EGISTER
0 – A
DDRESS
200H
BITS
FUNCTION
DESCRIPTION
0
Odd-Tap Interleave Mode
0 : Odd-Tap Interleave Mode Disabled
1 : Odd-Tap Interleave Mode Enabled
4-1
I/D Register Length
0000: 1 Register
0001: 2 Registers
0010: 3 Registers
0011: 4 Registers
0100: 5 Registers
0101: 6 Registers
0110: 7 Registers
0111: 8 Registers
1000: 9 Registers
1001: 10 Registers
1010: 11 Registers
1011: 12 Registers
1100: 13 Registers
1101: 14 Registers
1110: 15 Registers
1111: 16 Registers
5
Horizontal Tap Number
0 : Even Number of Taps
1 : Odd Number of Taps
6
Horizontal Data Reversal
0 : Data Reversal Enabled
1 : Data Reversal Disabled
11-7
Reserved
Must be set to “0”
T
ABLE
3.
C
ONFIGURATION
R
EGISTER
1 – A
DDRESS
201H
相关PDF资料 |
PDF描述 |
|---|---|
| LF3310QC15 | Horizontal / Vertical Digital Image Filter |
| LF3330QC12 | Vertical Digital Image Filter |
| LF3330QC15 | Vertical Digital Image Filter |
| LF43168 | Dual 8-Tap FIR Filter |
| LF43168JC15 | Digital Filter |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LF3310QC12 | 制造商:LOGIC 制造商全称:LOGIC 功能描述:Horizontal / Vertical Digital Image Filter |
| LF3310QC15 | 制造商:LOGIC 制造商全称:LOGIC 功能描述:Horizontal / Vertical Digital Image Filter |
| LF3310QC18 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Digital Filter |
| LF3310QC25 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Digital Filter |
| LF3311 | 制造商:LOGIC 制造商全称:LOGIC 功能描述:Horizontal / Vertical Digital Image Filter |
发布紧急采购，3分钟左右您将得到回复。