- 您现在的位置：买卖IC网 > PDF目录378649 > LF43168QC30 (LOGIC DEVICES INC) Dual 8-Tap FIR Filter PDF资料下载
参数资料
| 型号： | LF43168QC30 |
| 厂商： | LOGIC DEVICES INC |
| 元件分类： | 数字信号处理外设 |
| 英文描述： | Dual 8-Tap FIR Filter |
| 中文描述： | 10-BIT, DSP-DIGITAL FILTER, PQFP100 |
| 封装： | PLASTIC, QFP-100 |
| 文件页数： | 5/16页 |
| 文件大小： | 184K |
| 代理商： | LF43168QC30 |
DEVICES INCORPORATED
Video Imaging Products
5
LF43168
Dual 8-Tap FIR Filter
03/28/2000–LDS.43168-H
set consists of 8 coefficient values.
Each bank can hold 32 10-bit values.
CSEL
4-0
is used to select which
coefficient set is sent to the filter
multipliers. The coefficient set fed to
the multipliers may be switched every
CLK cycle if desired.
Data on CIN
9-0
is latched into the
addressed coefficient bank on the
rising edge of WR. Address data is
input on A
8-0
and is decoded as
follows: A
1-0
determines the bank
number (“00”, “01”, “10”, and “11”
correspond to banks 0, 1, 2, and 3
respectively), A
2
determines which
filter (“0” = filter A, “1” = filter B), A
7-3
determines which set number the
coefficient is in, and A
8
must be set to
“1”. For example, an address of
“100111011” will load coefficient set 7
in bank 3 of filter A with data. Coeffi-
cient data can be loaded asynchro-
nously to CLK.
Decimation Registers
The decimation registers are provided
to take advantage of symmetric filter
coefficients and to provide data
storage for 2-D filtering. The outputs
of the registers are fed into the ALUs.
Both inputs to an ALU need to be
multiplied by the same filter coeffi-
cient. By adding or subtracting the
two data inputs together before being
sent to the filter multiplier, the num-
ber of filter taps needed is cut in half.
Therefore, an 8-tap FIR filter can be
made with only four multipliers. The
decimation registers are divided into
two groups, the forward and reverse
decimation registers. As can be seen
in Figure 1, data flows left to right
through the forward decimation
registers and right to left through the
reverse decimation registers. The
decimation registers can be pro-
BITS
FUNCTION
DESCRIPTION
0
FIR Filter A Input Data Format
0 = Unsigned
1 = Two’s Complement
1
FIR Filter A Coefficient Format
0 = Unsigned
1 = Two’s Complement
2
FIR Filter B Input Data Format
0 = Unsigned
1 = Two’s Complement
3
FIR Filter B Coefficient Format
0 = Unsigned
1 = Two’s Complement
4
Data Order Reversal Enable
0 = Enabled
1 = Disabled
5–8
Output Round Position
0000 = 2
–10
0001 = 2
–9
0010 = 2
–8
0011 = 2
–7
0100 = 2
–6
0101 = 2
–5
0110 = 2
–4
0111 = 2
–3
1000 = 2
–2
1001 = 2
–1
1010 = 2
0
1011 = 2
1
9
Output Round Enable
0 = Enabled
1 = Disabled
T
ABLE
2.
C
ONTROL
R
EGISTER
1 – A
DDRESS
001H
grammed to decimate by 2 to 16 (see
Decimation section and Table 1).
SHFTEN enables and disables the
shifting of data through the decima-
tion registers. When SHFTEN is LOW,
data on INA
9-0
and INB
9-0
can be
latched into the device and data can
be shifted through the decimation
registers. When SHFTEN is HIGH,
data on INA
9-0
and INB
9-0
can not be
latched into the device and data in the
input and decimation registers is held.
Data feedback circuitry is positioned
between the forward and reverse
decimation registers. It controls how
data from the forward decimation
path is fed to the reverse decimation
path. The feedback circuitry can
either reverse the data order or pass
the data unchanged to the reverse
decimation path. The mux/ demux
sends incoming data to one of the
LIFOs or the data feedback decimation
register. The LIFOs and decimation
register feed into a mux. This mux
determines if one of the LIFOs or the
decimation register sends data to the
reverse decimation path.
If the data order needs to be reversed
before being sent to the reverse
decimation path (for example, when
decimating), Data Reversal Mode
should be enabled by setting bit 4 of
Control Register 1 to “0”. When Data
Reversal is enabled, data from the
forward decimation path is written
into one of the LIFOs in the data
feedback section while the other LIFO
sends data to the reverse decimation
path. When TXFR goes LOW, the
LIFO sending data to the reverse
decimation path becomes the LIFO
receiving data from the forward
decimation path, and the LIFO
receiving data from the forward
decimation path becomes the LIFO
sending data to the reverse decimation
path. The device must see a HIGH to
LOW transition of TXFR in order to
switch LIFOs. The size of data blocks
sent to the reverse decimation path is
determined by how often TXFR goes
LOW. To send data blocks of size 8 to
相关PDF资料 |
PDF描述 |
|---|---|
| LF43891JC40 | 9 x 9-bit Digital Filter |
| LF43891 | 9 x 9-bit Digital Filter |
| LF43891JC33 | 9 x 9-bit Digital Filter |
| LF48908QC25 | Two Dimensional Convolver |
| LF48908QC31 | Two Dimensional Convolver |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LF43168QI15 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Digital Filter |
| LF43168QI22 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Digital Filter |
| LF43168QI30 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Digital Filter |
| LF-432 | 制造商:SIRENZA 制造商全称:SIRENZA 功能描述:Wideband RF/Pulse Transformers .1-50 MHz/.01-25 MHz |
| LF43881 | 制造商:LOGIC 制造商全称:LOGIC 功能描述:8 x 8-bit Digital Filter |
发布紧急采购，3分钟左右您将得到回复。