DEVICES INCORPORATED
LF43168
Dual 8-Tap FIR Filter
8
Video Imaging Products
03/28/2000–LDS.43168-H
Figure 5 shows the two possible
configurations when the device is
programmed as a decimating, even-
symmetric coefficient filter. The delay
length of the decimation registers will
be equal to the decimation factor that
the device is programmed for. Since
only four coefficients (effectively
eight) can be sent to the filter multipli-
ers on a clock cycle, it may be neces-
sary (depending on the coefficient set)
to change the coefficients fed to the
multipliers on different CLK cycles for
filters with more than eight taps. Note
that for the odd-tap filter, the middle
coefficient of the coefficient set must
be divided by two to get the correct
result.
Odd-Symmetric Coefficient Filters
Figure 6 shows the two possible
configurations when the device is
programmed for odd-symmetric
coefficients. Note that odd-tap, odd-
symmetric coefficient filters are not
possible.
F
IGURE
5.
D
ECIMATING
, E
VEN
-S
YMMETRIC
C
OEFFICIENT
F
ILTER
C
ONFIGURATIONS
COEF 0
COEF 1
COEF 2
COEF 3
B + A
A
B
B + A
A
B
B + A
A
B
B + A
A
B
DATA IN
M
L
L
D
N
N
N
N
N
N
N = Delay Length (Decimation Factor)
EVEN-TAP FILTER
COEF 0
COEF 1
COEF 2
COEF 3
B + A
A
B
B + A
A
B
B + A
A
B
B + A
A
B
DATA IN
M
L
L
D
N
N
N
N
N
N
N = Delay Length (Decimation Factor)
Delay Stage N – 1 Output
ODD-TAP FILTER
F
IGURE
6.
O
DD
-S
YMMETRIC
C
OEFFICIENT
F
ILTER
C
ONFIGURATIONS
COEF 0
COEF 1
COEF 2
COEF 3
B – A
A
B
B – A
A
B
B – A
A
B
B – A
A
B
DATA IN
EVEN-TAP FILTER (NO DECIMATION)
COEF 0
COEF 1
COEF 2
COEF 3
B – A
A
B
B – A
A
B
B – A
A
B
B – A
A
B
DATA IN
M
L
L
D
N
N
N
N
N
N
N = Delay Length (Decimation Factor)
DECIMATING, EVEN-TAP FILTER