参数资料
型号: LFEC3E-4TN144C
厂商: Lattice Semiconductor Corporation
文件页数: 75/163页
文件大小: 0K
描述: IC FPGA 3.1KLUTS 97I/O 144-TQFP
标准包装: 60
系列: EC
逻辑元件/单元数: 3100
RAM 位总计: 56320
输入/输出数: 97
电源电压: 1.14 V ~ 1.26 V
安装类型: 表面贴装
工作温度: 0°C ~ 85°C
封装/外壳: 144-LQFP
供应商设备封装: 144-TQFP(20x20)
2-16
Architecture
LatticeECP/EC Family Data Sheet
Table 2-7. Maximum Number of Elements in a Block
Some options are available in four elements. The input register in all the elements can be directly loaded or can be
loaded as shift registers from previous operand registers. In addition by selecting “dynamic operation” in the
‘Signed/Unsigned’ options the operands can be switched between signed and unsigned on every cycle. Similarly
by selecting ‘Dynamic operation’ in the ‘Add/Sub’ option the Accumulator can be switched between addition and
subtraction on every cycle.
MULT sysDSP Element
This multiplier element implements a multiply with no addition or accumulator nodes. The two operands, A and B,
are multiplied and the result is available at the output. The user can enable the input/output and pipeline registers.
Figure 2-19 shows the MULT sysDSP element.
Figure 2-19. MULT sysDSP Element
MAC sysDSP Element
In this case the two operands, A and B, are multiplied and the result is added with the previous accumulated value.
This accumulated value is available at the output. The user can enable the input and pipeline registers but the out-
put register is always enabled. The output register is used to store the accumulated value. A registered overflow
signal is also available. The overflow conditions are provided later in this document. Figure 2-20 shows the MAC
sysDSP element.
Width of Multiply
x9
x18
x36
MULT
841
MAC
2
MULTADD
4
2
MULTADDSUM
2
1
Multiplier
x
n
m
n
m
n
m
n
m
m+n
(default)
CLK (CLK0,CLK1,CLK2,CLK3)
CE (CE0,CE1,CE2,CE3)
RST(RST0,RST1,RST2,RST3)
Pipeline
Register
Input
Register
Multiplier
Multiplicand
Signed
Shift Register A In
Shift Register B In
Shift Register A Out
Shift Register B Out
Output
Input Data
Register A
Input Data
Register B
Output
Register
To
Multiplier
相关PDF资料
PDF描述
F921E105MPA CAP TANT 1UF 25V 20% 0805
GSC43DRAI-S734 CONN EDGECARD 86POS .100 R/A SLD
LFEC3E-3TN144I IC FPGA 3.1KLUTS 97I/O 144-TQFP
ECM06DSEF-S243 CONN EDGECARD 12POS .156 EYELET
TAP686M016SRW CAP TANT 68UF 16V 20% RADIAL
相关代理商/技术参数
参数描述
LFEC3E-4TN144I 功能描述:FPGA - 现场可编程门阵列 3.1K LUTs 97 IO 1.2V -4 Spd I RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
LFEC3E-5F256C 功能描述:FPGA - 现场可编程门阵列 3.1K LUTs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
LFEC3E-5F256CES 功能描述:FPGA - 现场可编程门阵列 3.1 LUT 160 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
LFEC3E-5F256I 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC3E-5F484C 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet