收藏本站
参数资料
型号： LFECP10E-4FN256I
厂商： Lattice Semiconductor Corporation
文件页数： 129/163页
文件大小： 0K
描述： IC FPGA 10.2KLUTS 256FPBGA
标准包装： 90
系列： ECP
逻辑元件/单元数： 10200
RAM 位总计： 282624
输入/输出数： 195
电源电压： 1.14 V ~ 1.26 V
安装类型： 表面贴装
工作温度： -40°C ~ 100°C
封装/外壳： 256-BGA
供应商设备封装： 256-FPBGA（17x17）
4-2
Pinout Information
LatticeECP/EC Family Data Sheet
TDI
I
Test Data in pin. Used to load data into device using 1149.1 state machine.
After power-up, this TAP port can be activated for configuration by sending
appropriate command. (Note: once a configuration port is selected it is
locked. Another configuration port cannot be selected until the power-up
sequence). Pull-up is enabled during configuration.
TDO
O
Output pin. Test Data out pin used to shift data out of device using 1149.1.
VCCJ
—VCCJ - The power supply pin for JTAG Test Access Port.
Configuration Pads (used during sysCONFIG)
CFG[2:0]
I
Mode pins used to specify configuration modes values latched on rising edge
of INITN. During configuration, a pull-up is enabled. These are dedicated
pins.
INITN
I/O
Open Drain pin. Indicates the FPGA is ready to be configured. During config-
uration, a pull-up is enabled. It is a dedicated pin.
PROGRAMN
I
Initiates configuration sequence when asserted low. This pin always has an
active pull-up. This is a dedicated pin.
DONE
I/O
Open Drain pin. Indicates that the configuration sequence is complete, and
the startup sequence is in progress. This is a dedicated pin.
CCLK
I/O
Configuration Clock for configuring an FPGA in sysCONFIG mode.
BUSY/SISPI
I/O
Read control command in SPI3 or SPIX mode.
CSN
I
sysCONFIG chip select (Active low). During configuration, a pull-up is
enabled.
CS1N
I
sysCONFIG chip select (Active low). During configuration, a pull-up is
enabled.
WRITEN
I
Write Data on Parallel port (Active low).
D[7:0]/SPID[0:7]
I/O
sysCONFIG Port Data I/O.
DOUT/CSON
O
Output for serial configuration data (rising edge of CCLK) when using sys-
CONFIG port.
DI/CSSPIN
I/O
Input for serial configuration data (clocked with CCLK) when using sysCON-
FIG port. During configuration, a pull-up is enabled. Output when used in
SPI/SPIX modes.
Signal Descriptions (Cont.)
Signal Name
I/O
Description
相关PDF资料
PDF描述
LFECP10E-5FN256C IC FPGA 10.2KLUTS 195I/O 256-BGA
LT1085CM-3.3#TR IC REG LDO 3.3V 3A DDPAK-3
MIC5320-GFYD6 TR IC REG LDO 1.8V/1.5V TSOT23-6
IDT72V51453L6BB IC FLOW CTRL MULTI QUEUE 256-BGA
IDT77V500S25PF8 IC SW MEMORY 8X8 1.2BGPS 100TQFP
相关代理商/技术参数
参数描述
LFECP10E-4FN484C 功能描述:FPGA - 现场可编程门阵列 10.2K LUTs Pb-Free RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
LFECP10E-4FN484I 功能描述:FPGA - 现场可编程门阵列 10.2K LUTs 288 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
LFECP10E-4FN672C 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFECP10E-4FN672I 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFECP10E-4Q208C 功能描述:FPGA - 现场可编程门阵列 10.2K LUTs 147 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*