- 您现在的位置：买卖IC网 > PDF目录9166 > LMK04000BISQE/NOPB (National Semiconductor)IC CLOCK COND 1.2GHZ W/PLL 48LLP PDF资料下载
参数资料
| 型号： | LMK04000BISQE/NOPB |
| 厂商： | National Semiconductor |
| 文件页数： | 5/65页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK COND 1.2GHZ W/PLL 48LLP |
| 特色产品： | LMK04000 Precision Clock Conditioner |
| 标准包装： | 1 |
| 系列： | PowerWise® |
| 类型： | 时钟调节器 |
| PLL： | 是 |
| 输入： | LVCMOS |
| 输出： | LVCMOS，2VPECL，LVPECL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:7 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 1.296GHz |
| 除法器/乘法器： | 是/是 |
| 电源电压： | 3.15 V ~ 3.45 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-WFQFN 裸露焊盘 |
| 供应商设备封装： | 48-LLP（7x7） |
| 包装： | 标准包装 |
| 产品目录页面： | 1275 (CN2011-ZH PDF) |
| 其它名称： | LMK04000BISQEDKR |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页
SNOSAZ8J – SEPTEMBER 2008 – REVISED SEPTEMBER 2011
Electrical Characteristics (continued)
(3.15 V
≤ VCC ≤ 3.45 V, -40 °C ≤ TA ≤ 85 °C. Typical values represent most likely parametric norms at VCC = 3.3 V, TA = 25
°C, at the Recommended Operating Conditions at the time of product characterization and are not guaranteed.)
Symbol
Parameter
Conditions
Min
Typ
Max
Units
LMK040x0 (13)
BW = 12 kHz to 20 MHz
105
fVCO = 1200 MHz
BW = 100 Hz to 20 MHz
110
Integrated RMS Jitter
LMK040x1 (14)
BW = 12 kHz to 20 MHz
100
fVCO = 1500 MHz
BW = 100 Hz to 20 MHz
105
Integrated RMS Jitter
JFout
fs
LMK040x2 (15)
BW = 12 kHz to 20 MHz
95
fVCO = 1600 MHz
BW = 100 Hz to 20 MHz
100
Integrated RMS Jitter
LMK040x3 (16)
BW = 12 kHz to 20 MHz
105
fVCO = 2000 MHz
BW = 100 Hz to 20 MHz
110
Integrated RMS Jitter
CLKout's Internal VCO Closed Loop Phase Noise and Jitter Specifications using an Instrumentation Quality VCXO
Offset = 1 kHz
-125
LMK040x0 (17)
fCLKout = 250 MHz
Offset = 10 kHz
-130
SSB Phase Noise
Offset = 100 kHz
-132
Measured at Clock Outputs
Offset = 1 MHz
-148
Value is average for all output
types
Offset = 10 MHz
-157
Offset = 1 kHz
-126
LMK040x1 (18)
fCLKout = 250 MHz
Offset = 10 kHz
-133
SSB Phase Noise
Offset = 100 kHz
-136
Measured at Clock Outputs
Offset = 1 MHz
-147
Value is average for all output
types
Offset = 10 MHz
-156
L(f)CLKout
dBc/Hz
Offset = 1 kHz
-127
LMK040x2 (19)
fCLKout = 250 MHz
Offset = 10 kHz
-133
SSB Phase Noise
Offset = 100 kHz
-134
Measured at Clock Outputs
Offset = 1 MHz
-145
Value is average for all output
types
Offset = 10 MHz
-157
Offset = 1 kHz
-125
LMK040x3 (20)
fCLKout = 250 MHz
Offset = 10 kHz
-132
SSB Phase Noise
Offset = 100 kHz
-135
Measured at Clock Outputs
Offset = 1 MHz
-145
Value Is average for all output
types
Offset = 10 MHz
-156
(17) For LMK040x0, fVCO = 1250 MHz. PLL1 is powered down. A 100 MHz Wenzel XO (model: 501-04623G) drives the OSCin input of
PLL2. PLL2 parameters: VCO_DIV = 5, N2 = 5, R2 = 2, FDET = 50 MHz, ICP2 = 3.2 mA, C1 = 22 pF, C2 = 5.6 nF, R2 = 1.8 kΩ, LBW =
251 kHz, PM = 76°. Wenzel XO phase noise: 100 Hz: -132 dBc/Hz; 1 kHz: -147 dBc/Hz; 10 kHz: -159 dBc/Hz; 100 kHz: -167 dBc/Hz.
CLKoutX_DIV = Bypass. CLKout_DLY = OFF.
(18) For LMK040x1, fVCO = 1500 MHz. PLL1 is powered down. A 100 MHz Wenzel XO (model: 501-04623G) drives the OSCin input of
PLL2. PLL2 parameters: VCO_DIV = 3, N2 = 5, R2 = 1, FDET = 100 MHz, ICP2 = 1.6 mA, C1 = 22 pF, C2 = 5.6 nF, R2 = 1.8 kΩ, LBW =
268 kHz, PM = 75°. Wenzel XO phase noise: 100 Hz: -132 dBc/Hz; 1 kHz: -147 dBc/Hz; 10 kHz: -159 dBc/Hz; 100 kHz: -167 dBc/Hz.
CLKoutX_DIV = 2. CLKout_DLY = OFF.
(19) For LMK040x2, fVCO = 1750 MHz. PLL1 is powered down. A 100 MHz Wenzel XO (model: 501-04623G) drives the OSCin input of
PLL2. PLL2 parameters: VCO_DIV = 7, N2 = 5, R2 = 2, FDET = 50 MHz, ICP2 = 1.6 mA, C1 = 22 pF, C2 = 5.6 nF, R2 = 1.8 kΩ, LBW =
354 kHz, PM = 73°. Wenzel XO phase noise: 100 Hz: -132 dBc/Hz; 1 kHz: -147 dBc/Hz; 10 kHz: -159 dBc/Hz; 100 kHz: -167 dBc/Hz.
CLKoutX_DIV = Bypass. CLKout_DLY = OFF.
(20) For LMK040x3, fVCO = 2000 MHz. PLL1 is powered down. A 100 MHz Wenzel XO (model: 501-04623G) drives the OSCin input of
PLL2. PLL2 parameters: VCO_DIV = 2, N2 = 10, R2 = 1, FDET = 100 MHz, ICP2 = 1.6 mA, C1 = 22 pF, C2 = 5.6 nF, R2 = 1.8 kΩ, LBW
= 434 kHz, PM = 69°. Wenzel XO phase noise: 100 Hz: -132 dBc/Hz; 1 kHz: -147 dBc/Hz; 10 kHz: -159 dBc/Hz; 100 kHz: -167 dBc/Hz.
CLKoutX_DIV = 4. CLKout_DLY = OFF.
Copyright 2008–2011, Texas Instruments Incorporated
13
相关PDF资料 |
PDF描述 |
|---|---|
| VE-B4W-MV | CONVERTER MOD DC/DC 5.5V 150W |
| 7WBD3126BMX1TCG | IC BUS SWITCH DUAL 1X1 8LLGA |
| VE-B3X-MW-B1 | CONVERTER MOD DC/DC 5.2V 100W |
| AD5246BKS5-R2 | IC POT DGTL 5K 128POS SC70-6 |
| VI-BWN-MY-F4 | CONVERTER MOD DC/DC 18.5V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LMK04000BISQX | 制造商:NSC 制造商全称:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs |
| LMK04000BISQX/NOPB | 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| LMK04001BISQ | 制造商:NSC 制造商全称:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs |
| LMK04001BISQ/NOPB | 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| LMK04001BISQE | 制造商:NSC 制造商全称:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs |
发布紧急采购，3分钟左右您将得到回复。