- 您现在的位置：买卖IC网 > PDF目录9166 > LMK04000BISQE/NOPB (National Semiconductor)IC CLOCK COND 1.2GHZ W/PLL 48LLP PDF资料下载
参数资料
| 型号： | LMK04000BISQE/NOPB |
| 厂商： | National Semiconductor |
| 文件页数： | 63/65页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK COND 1.2GHZ W/PLL 48LLP |
| 特色产品： | LMK04000 Precision Clock Conditioner |
| 标准包装： | 1 |
| 系列： | PowerWise® |
| 类型： | 时钟调节器 |
| PLL： | 是 |
| 输入： | LVCMOS |
| 输出： | LVCMOS，2VPECL，LVPECL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:7 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 1.296GHz |
| 除法器/乘法器： | 是/是 |
| 电源电压： | 3.15 V ~ 3.45 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-WFQFN 裸露焊盘 |
| 供应商设备封装： | 48-LLP（7x7） |
| 包装： | 标准包装 |
| 产品目录页面： | 1275 (CN2011-ZH PDF) |
| 其它名称： | LMK04000BISQEDKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页当前第63页第64页第65页
SNOSAZ8J – SEPTEMBER 2008 – REVISED SEPTEMBER 2011
Electrical Characteristics (continued)
(3.15 V
≤ VCC ≤ 3.45 V, -40 °C ≤ TA ≤ 85 °C. Typical values represent most likely parametric norms at VCC = 3.3 V, TA = 25
°C, at the Recommended Operating Conditions at the time of product characterization and are not guaranteed.)
Symbol
Parameter
Conditions
Min
Typ
Max
Units
Slew Rate on CLKin
SLEWCLKin
20% to 80%
0.15
0.5
V/ns
(4)
AC coupled to CLKinX;
Input Voltage Swing,
CLKinX* AC coupled to Ground
0.25
2.0
Vpp
single-ended input
(CLKinX_TYPE=0)
VCLKin (Bipolar input buffer
mode)
CLKinX and CLKinX* are both
Input Voltage Swing,
driven, AC coupled.
0.5
3.1
Vpp
differential input
(CLKinX_TYPE=0)
DC offset voltage between
VCLKin-offset (Bipolar input
Each pin AC coupled
CLKinX/CLKinX*
44
mV
buffer mode)
(CLKinX_TYPE=0)
|CLKinX-CLKinX*|
AC coupled to CLKinX;
Input Voltage Swing, single-
CLKinX* AC coupled to Ground
0.25
2.0
Vpp
ended input
(CLKinX_TYPE=1)
VCLKin (MOS input buffer
mode)
CLKinX and CLKinX* are both
Input Voltage Swing,
driven, AC coupled.
0.5
3.1
Vpp
differential input
(CLKinX_TYPE=1)
DC coupled to CLKinX;
VCLKin-VIH (MOS input buffer
Maximum input voltage
CLKinX* AC coupled to Ground
2.0
VCC
V
mode)
(CLKinX_TYPE=1)
DC coupled to CLKinX;
VCLKin-VIL (MOS input buffer
CLKinX* AC coupled to Ground
0.0
0.4
V
mode)
(CLKinX_TYPE=1)
DC offset voltage between
VCLKin-offset (MOS input
Each pin AC coupled
CLKinX/CLKinX*
294
mV
buffer mode)
(CLKinX_TYPE=1)
|CLKinX-CLKinX*|
PLL1 Specifications
PLL1 Phase Detector
fPD
40
MHz
Frequency
VCPout1 = VCC/2,
25
PLL1_CP_GAIN = 100b
VCPout1 = VCC/2,
50
PLL1_CP_GAIN = 101b
VCPout1 = VCC/2,
100
PLL1_CP_GAIN = 110b
VCPout1 = VCC/2,
PLL1 Charge Pump Source
400
ICPout1 SOURCE
A
PLL1_CP_GAIN = 111b
Current (5)
PLL1_CP_GAIN = 000b
NA
PLL1_CP_GAIN = 001b
NA
VCPout1=VCC/2, PLL1_CP_GAIN
20
= 010b
VCPout1=VCC/2, PLL1_CP_GAIN
80
= 011b
(4)
In order to meet the jitter performance listed in the subsequent sections of this data sheet, the minimum recommended slew rate for all
input clocks is 0.5 V/ns. This is especially true for single-ended clocks. Phase noise performance will begin to degrade as the clock input
slew rate is reduced. However, the device will function at slew rates down to the minimum listed. When compared to single-ended
clocks, differential clocks (LVDS, LVPECL) will be less susceptible to degradation in phase noise performance at lower slew rates due to
their common mode noise rejection. However, it is also recommended to use the highest possible slew rate for differential clocks to
achieve optimal phase noise performance at the device outputs.
(5)
This parameter is programmable
Copyright 2008–2011, Texas Instruments Incorporated
7
相关PDF资料 |
PDF描述 |
|---|---|
| VE-B4W-MV | CONVERTER MOD DC/DC 5.5V 150W |
| 7WBD3126BMX1TCG | IC BUS SWITCH DUAL 1X1 8LLGA |
| VE-B3X-MW-B1 | CONVERTER MOD DC/DC 5.2V 100W |
| AD5246BKS5-R2 | IC POT DGTL 5K 128POS SC70-6 |
| VI-BWN-MY-F4 | CONVERTER MOD DC/DC 18.5V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LMK04000BISQX | 制造商:NSC 制造商全称:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs |
| LMK04000BISQX/NOPB | 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| LMK04001BISQ | 制造商:NSC 制造商全称:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs |
| LMK04001BISQ/NOPB | 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| LMK04001BISQE | 制造商:NSC 制造商全称:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs |
发布紧急采购，3分钟左右您将得到回复。