- 您现在的位置：买卖IC网 > PDF目录16728 > LMK04002BEVAL (National Semiconductor)BOARD EVAL PRECISION CLOCK PLL PDF资料下载
参数资料
| 型号： | LMK04002BEVAL |
| 厂商： | National Semiconductor |
| 文件页数： | 1/65页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL PRECISION CLOCK PLL |
| 标准包装： | 1 |
| 系列： | PowerWise® |
| 主要目的： | 计时，时钟调节器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | LMK04002 |
| 主要属性： | 122.88 MHz VCXO |
| 次要属性： | 集成式 PLL 和 VCO |
| 已供物品： | 板，线缆 |
| 产品目录页面： | 1275 (CN2011-ZH PDF) |
当前第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页
SNOSAZ8J – SEPTEMBER 2008 – REVISED SEPTEMBER 2011
LMK04000 Family Low-Noise Clock Jitter Cleaner with Cascaded PLLs
1
FEATURES
23
Cascaded PLLatinum PLL Architecture
Support Clock Rates up to 1080 MHz
–
PLL1
Default Clock Output (CLKout2) at power up
–
Phase Detector Rate of up to 40 MHz
Five Dedicated Channel Divider and Delay
Blocks
–
Integrated Low-Noise Crystal Oscillator
Circuit
Pin Compatible Family of Clocking Devices
–
Dual Redundant Input Reference Clock
Industrial Temperature Range: -40 to 85 °C
with LOS
3.15 V to 3.45 V Operation
–
PLL2
Package: 48 Pin WQFN (7.0 x 7.0 x 0.8 mm)
–
Normalized [1 Hz] PLL Noise Floor of -
224 dBc/Hz
APPLICATIONS
–
Phase Detector Rate up to 100 MHz
Data Converter Clocking
–
Input Frequency-Doubler
Wireless Infrastructure
–
Integrated Low-Noise VCO
Networking, SONET/SDH, DSLAM
Ultra-Low RMS Jitter Performance
Medical
–
150 fs RMS Jitter (12 kHz – 20 MHz)
Military / Aerospace
–
200 fs RMS Jitter (100 Hz – 20 MHz)
Test and Measurement
LVPECL/2VPECL, LVDS, and LVCMOS outputs
Video
DESCRIPTION
The LMK04000 family of precision clock conditioners provides low-noise jitter cleaning, clock multiplication and
distribution without the need for high-performance voltage controlled crystal oscillators (VCXO) module. Using a
cascaded PLLatinum architecture combined with an external crystal and varactor diode, the LMK04000 family
provides sub-200 femtosecond (fs) root mean square (RMS) jitter performance.
The cascaded architecture consists of two high-performance phase-locked loops (PLL), a low-noise crystal
oscillator circuit, and a high-performance voltage controlled oscillator (VCO). The first PLL (PLL1) provides a low-
noise jitter cleaner function while the second PLL (PLL2) performs the clock generation. PLL1 can be configured
to either work with an external VCXO module or use the integrated crystal oscillator with an external crystal and
a varactor diode. When used with a very narrow loop bandwidth, PLL1 uses the superior close-in phase noise
(offsets below 50 kHz) of the VCXO module or the crystal to clean the input clock. The output of PLL1 is used as
the clean input reference to PLL2 where it locks the integrated VCO. The loop bandwidth of PLL2 can be
optimized to clean the far-out phase noise (offsets above 50 kHz) where the integrated VCO outperforms the
VCXO module or crystal used in PLL1.
The LMK04000 family features dual redundant inputs, five differential outputs, and an optional default-clock upon
power up. The input block is equipped with loss of signal detection and automatic or manual selection of the
reference clock. Each clock output consists of a programmable divider, a phase synchronization circuit, a
programmable delay, and an LVDS, LVPECL, or LVCMOS output buffer. The default startup clock is available on
CLKout2 and it can be used to provide an initial clock for the field-programmable gate array (FPGA) or
microcontroller that programs the jitter cleaner during the system power up sequence.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2
PLLatinum is a trademark of Texas Instruments.
3
All other trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Copyright 2008–2011, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
相关PDF资料 |
PDF描述 |
|---|---|
| 0210491025 | CABLE JUMPER 1.25MM .229M 31POS |
| MAX6063BEUR-T | IC VREF SERIES PREC 3V SOT-23-3 |
| V375B5E150BG2 | CONVERTER MOD DC/DC 5V 150W |
| GEM28DRMT-S288 | CONN EDGECARD 56POS .156 EXTEND |
| 234A061-3/42-0 | BOOT MOLDED |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LMK04002BEVAL/NOPB | 功能描述:BOARD EVAL FOR LMK04002B RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:PowerWise® 标准包装:1 系列:- 主要目的:数字电位器 嵌入式:- 已用 IC / 零件:AD5258 主要属性:- 次要属性:- 已供物品:板 相关产品:AD5258BRMZ1-ND - IC POT DGTL I2C1K 64P 10MSOPAD5258BRMZ10-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ100-ND - IC POT DGTL I2C 100K 64P 10MSOPAD5258BRMZ50-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ1-R7-ND - IC POT DGTL I2C 1K 64P 10MSOPAD5258BRMZ10-R7-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ50-R7-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ100-R7-ND - IC POT DGTL I2C 100K 64P 10MSOP |
| LMK04002BISQ | 制造商:NSC 制造商全称:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs |
| LMK04002BISQ/NOPB | 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| LMK04002BISQE | 制造商:Texas Instruments 功能描述:Clock Conditioner 48-Pin LLP EP T/R |
| LMK04002BISQE/NOPB | 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。