- 您现在的位置：买卖IC网 > PDF目录69005 > LMX2324TM/NOPB (NATIONAL SEMICONDUCTOR CORP) PLL FREQUENCY SYNTHESIZER, 2000 MHz, PDSO16 PDF资料下载
参数资料
| 型号： | LMX2324TM/NOPB |
| 厂商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分类： | PLL合成/DDS/VCOs |
| 英文描述： | PLL FREQUENCY SYNTHESIZER, 2000 MHz, PDSO16 |
| 封装： | TSSOP-16 |
| 文件页数： | 14/14页 |
| 文件大小： | 183K |
| 代理商： | LMX2324TM/NOPB |
2.0 Programming Description (Continued)
2.3.4.1 Control Word Truth Table
CE
CNT_RST
PWDN
Function
1
0
Normal Operation
1
0
1
Synchronous Powerdown
1
0
Counter Reset
1
Asynchronous Powerdown
0
X
Asynchronous Powerdown
Notes: X denotes don’t care.
The Counter Reset enable bit when activated allows the reset of both N and R counters. Upon powering up the N counter
resumes counting in “close” alignment with the R counter. (The maximum error is one prescaler cycle).
Both synchronous and asynchronous power down modes are available with the LMX2324 to be able to adapt to different types
of applications. The MICROWIRE control register remains active and capable of loading and latching in data during all of the
powerdown modes.
Synchronous Power down Mode
The PLL loops can be synchronously powered down by setting the counter reset mode bit to LOW (N[1] = 0) and its power down
mode bit to HIGH (N[0] = 1). The power down function is gated by the charge pump. Once the power down mode and counter
reset mode bits are loaded, the part will go into power down mode upon the completion of a charge pump pulse event.
Asynchronous Power down Mode
The PLL loops can be asynchronously powered down by setting the counter reset mode bit to HIGH (N[1] = 1) and its power down
mode bit to HIGH (N[0] = 1), or by setting CE pin LOW. The power down function is NOT gated by the charge pump. Once the
power down and counter reset mode bits are loaded, the part will go into power down mode immediately.
The R and N counters are disabled and held at load point during the synchronous and asynchronous power down modes. This
will allow a smooth acquisition of the RF signal when the PLL is programmed to power up. Upon powering up, both R and N
counters will start at the ‘zero’ state, and the relationship between R and N will not be random.
Serial Data Input Timing
DS101030-5
Notes: Parenthesis data indicates programmable reference divider data.
Data shifted into register on clock rising edge.
Data is shifted in MSB first.
Test Conditions: The Serial Data Input Timing is tested using a symmetrical waveform around VCC/2. The test waveform has an edge rate of 0.6 V/ns with
amplitudes of 1.6V @ VCC = 2.7V and 3.3V @ VCC = 5.5V.
LMX2324
www.national.com
9
相关PDF资料 |
PDF描述 |
|---|---|
| LMX2324MWC | PLL FREQUENCY SYNTHESIZER, 2000 MHz, UUC |
| LMX2324TMX/NOPB | PLL FREQUENCY SYNTHESIZER, 2000 MHz, PDSO16 |
| LMX2324MDC | PLL FREQUENCY SYNTHESIZER, 2000 MHz, UUC |
| LMX2360TM | PLL FREQUENCY SYNTHESIZER, 2500 MHz, PDSO24 |
| LMX2362TMX | PLL FREQUENCY SYNTHESIZER, 1200 MHz, PDSO24 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LMX2324TMX | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Serial-Input Frequency Synthesizer |
| LMX2324TMX/NOPB | 功能描述:IC FREQ SYNTH 2.0GHZ 16-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:PLLatinum™ 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
| LMX2325 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:Frequency Synthesizer for RF Personal Communications |
| LMX2325F WAF | 制造商:Texas Instruments 功能描述: |
| LMX2325TM | 制造商:IC'S/TRANSISTORS/DIO 功能描述: 制造商:IC'S/TRANSISTORS/DIODES 功能描述: |
发布紧急采购，3分钟左右您将得到回复。