- 您现在的位置：买卖IC网 > PDF目录14028 > LT1676IS8#TR (Linear Technology)IC REG BUCK ADJ 0.7A 8SOIC PDF资料下载
参数资料
| 型号： | LT1676IS8#TR |
| 厂商： | Linear Technology |
| 文件页数： | 10/16页 |
| 文件大小： | 0K |
| 描述： | IC REG BUCK ADJ 0.7A 8SOIC |
| 标准包装： | 2,500 |
| 类型： | 降压（降压） |
| 输出类型： | 可调式 |
| 输出数： | 1 |
| 输出电压： | 1.24 V ~ 51 V |
| 输入电压： | 7.4 V ~ 60 V |
| PWM 型： | 电流模式，混合 |
| 频率 - 开关： | 100kHz |
| 电流 - 输出： | 700mA |
| 同步整流器： | 无 |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 包装： | 带卷 (TR) |
| 供应商设备封装： | 8-SOIC |
LT1676
APPLICATIO N S I N FOR M ATIO N
oscillator frequency during short-circuit conditions can
then maintain control with the effective minimum ON time.
A further potential problem with short-circuit operation
might occur if the user were operating the part with its
oscillator slaved to an external frequency source via the
SYNC pin. However, the LT1676 has circuitry that auto-
matically disables the sync function when the oscillator is
slowed down due to abnormally low FB voltage.
Feedback Divider Considerations
An LT1676 application typically includes a resistive divider
between V OUT and ground, the center node of which drives
the FB pin to the reference voltage V REF . This establishes
a fixed ratio between the two resistors, but a second
degree of freedom is offered by the overall impedance
level of the resistor pair. The most obvious effect this has
is one of efficiency —a higher resistance feedback divider
will waste less power and offer somewhat higher effi-
ciency, especially at light load.
However, remember that oscillator slowdown to achieve
short-circuit protection (discussed above) is dependent
on FB pin behavior, and this in turn, is sensitive to FB node
external impedance. Figure 2 shows the typical relation-
ship between FB divider Thevenin voltage and impedance,
and oscillator frequency. This shows that as feedback
network impedance increases beyond 10k, complete os-
cillator slowdown is not achieved, and short-circuit pro-
tection may be compromised. And as a practical matter,
the product of FB pin bias current and larger FB network
impedances will cause increasing output voltage error.
(Nominal cancellation for 10k of FB Thevenin impedance
is included internally.)
Thermal Considerations
Care should be taken to ensure that the worst-case input
voltage and load current conditions do not cause exces-
sive die temperatures. The packages are rated at 110 ° C/W
for the 8-pin SO (S8) and 130 ° C/W for 8-pin PDIP (N8).
Quiescent power is given by:
P Q = I VIN ? V IN + I VCC ? V OUT
(This assumes that the V CC pin is connected to V OUT .)
10
Power loss internal to the LT1676 related to actual output
current is composed of both DC and AC switching losses.
These can be roughly estimated as follows:
DC switching losses are dominated by output switch “ON
voltage”, i.e.,
P DC = V ON ? I OUT ? DC
V ON = Output switch ON voltage, typically 1V at 500mA
I OUT = Output current
DC = ON duty cycle
AC switching losses are typically dominated by power lost
due to the finite rise time and fall time at the V SW node.
Assuming, for simplicity, a linear ramp up of both voltage
and current and a current rise/fall time equal to 15ns,
P AC = 1/2 ? V IN ? I OUT ? (t r + t f + 30ns) ? f
t r = (V IN /1.6)ns in high dV/dt mode
(V IN /0.16)ns in low dV/dt mode
t f = (V IN /1.6)ns (irrespective of dV/dt mode)
f = switching frequency
Total power dissipation of the die is simply the sum of
quiescent, DC and AC losses previously calculated.
P D(TOTAL) = P Q + P DC + P AC
Frequency Compensation
Loop frequency compensation is performed by connect-
ing a capacitor, or in most cases a series RC, from the
output of the error amplifier (V C pin) to ground. Proper
loop compensation may be obtained by empirical meth-
ods as described in detail in Application Note 19. Briefly,
this involves applying a load transient and observing the
dynamic response over the expected range of V IN and
I LOAD values.
As a practical matter, a second small capacitor, directly
from the V C pin to ground is generally recommended to
attenuate capacitive coupling from the V SW pin. A typical
value for this capacitor is 100pF. (See Switch Node Con-
siderations).
Switch Node Considerations
For maximum efficiency, switch rise and fall times are
made as short as practical. To prevent radiation and high
相关PDF资料 |
PDF描述 |
|---|---|
| HM79S-125820LFTR13 | SHIELDED DRUM INDUCTORS |
| HM79S-125680LFTR13 | SHIELDED DRUM INDUCTORS |
| LT1303IS8-5#PBF | IC REG BOOST 5V 0.2A 8SOIC |
| HM79S-125560LFTR13 | SHIELDED DRUM INDUCTORS |
| LT1303IS8-5 | IC REG BOOST 5V 0.2A 8SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LT1677 | 制造商:LINER 制造商全称:Linear Technology 功能描述:Low Noise, Rail-to-Rail Precision Op Amp |
| LT1677_1 | 制造商:LINER 制造商全称:Linear Technology 功能描述:Low Noise, Rail-to-Rail Precision Op Amp |
| LT1677C | 制造商:LINER 制造商全称:Linear Technology 功能描述:Low Noise, Rail-to-Rail Precision Op Amp |
| LT1677CN8 | 功能描述:IC OPAMP R-R I/O SGL LN 8DIP RoHS:否 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:50 系列:- 放大器类型:通用 电路数:2 输出类型:满摆幅 转换速率:1.8 V/µs 增益带宽积:6.5MHz -3db带宽:4.5MHz 电流 - 输入偏压:5nA 电压 - 输入偏移:100µV 电流 - 电源:65µA 电流 - 输出 / 通道:35mA 电压 - 电源，单路/双路(±):1.8 V ~ 5.25 V，±0.9 V ~ 2.625 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:10-TFSOP，10-MSOP（0.118"，3.00mm 宽） 供应商设备封装:10-MSOP 包装:管件 |
| LT1677CN8#PBF | 功能描述:IC OPAMP R-R I/O SGL LN 8DIP RoHS:是 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:50 系列:- 放大器类型:通用 电路数:2 输出类型:满摆幅 转换速率:1.8 V/µs 增益带宽积:6.5MHz -3db带宽:4.5MHz 电流 - 输入偏压:5nA 电压 - 输入偏移:100µV 电流 - 电源:65µA 电流 - 输出 / 通道:35mA 电压 - 电源，单路/双路(±):1.8 V ~ 5.25 V，±0.9 V ~ 2.625 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:10-TFSOP，10-MSOP（0.118"，3.00mm 宽） 供应商设备封装:10-MSOP 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。