参数资料
型号: LT1715HMS#PBF
厂商: Linear Technology
文件页数: 2/20页
文件大小: 0K
描述: IC COMP DUAL 150MHZ 4NS 10-MSOP
标准包装: 50
系列: UltraFast™
类型: 通用
元件数: 2
输出类型: CMOS,满摆幅,TTL
电压 - 电源,单路/双路(±): 2.7 V ~ 12 V
电压 - 输入偏移(最小值): 2.5mV @ ±5V
电流 - 输入偏压(最小值): 7µA @ ±5V
电流 - 输出(标准): 20mA
电流 - 静态(最大值): 2.2mA
CMRR, PSRR(标准): 55dB CMRR,80dB PSRR
传输延迟(最大): 9ns
磁滞: 7mV
工作温度: -40°C ~ 125°C
封装/外壳: 10-TFSOP,10-MSOP(0.118",3.00mm 宽)
安装类型: 表面贴装
包装: 管件
产品目录页面: 1323 (CN2011-ZH PDF)
LT1715
10
1715fa
Figure 2. Typical Topside Metal for Multilayer PCB Layouts
1715 F02
APPLICATIONS INFORMATION
When both input signals are above the positive common
mode limit, the input stage will get debiased and the output
polarity will be random. However, the internal hysteresis
will hold the output to a valid logic level. When at least one
of the inputs returns to within the common mode limits,
recovery from this state will take as long as 1μs.
The propagation delay does not increase signicantly when
driven with large differential voltages, but with low levels
of overdrive, an apparent increase may be seen with large
source resistances due to an RC delay caused by the 2pF
typical input capacitance.
Input Protection
The input stage is protected against damage from large
differential signals, up to and beyond a differential voltage
equal to the supply voltage, limited only by the absolute
maximum currents noted. External input protection cir-
cuitry is only needed if currents would otherwise exceed
these absolute maximums. The internal catch diodes can
conduct current up to these rated maximums without
latchup, even when the supply voltages are at the absolute
maximum ratings.
The LT1715 input stage has general purpose internal ESD
protection for the human body model. For use as a line
receiver, additional external protection may be required.
As with most integrated circuits, the level of immunity to
ESD is much greater when residing on a printed circuit
board where the power supply decoupling capacitance will
limit the voltage rise caused by an ESD pulse.
Input Bias Current
Input bias current is measured with both inputs held at
1V. As with any PNP differential input stage, the LT1715
bias current ows out of the device. It will go to zero on
the higher of the two inputs and double on the lower
of the two inputs. With more than two diode drops of
differential input voltage, the LT1715’s input protection
circuitry activates, and current out of the lower input will
increase an additional 30% and there will be a small bias
current into the higher of the two input pins, of 4μA or
less. See the Typical Performance curve “Input Current
vs Differential Input Voltage.”
High Speed Design Considerations
Application of high speed comparators is often plagued by
oscillations. The LT1715 has 4mV of internal hysteresis,
which will prevent oscillations as long as parasitic output
to input feedback is kept below 4mV. However, with the
2V/ns slew rate of the LT1715 outputs, a 4mV step can
be created at a 100Ω input source with only 0.02pF of
output to input coupling. The LT1715’s pinout has been
arranged to minimize problems by placing the sensitive
inputs away from the outputs, shielded by the power rails.
The input and output traces of the circuit board should
also be separated, and the requisite level of isolation is
readily achieved if a topside ground plane runs between
the output and the inputs. For multilayer boards where the
ground plane is internal, a topside ground or supply trace
should be run between the inputs and the output.
The ground pin of the LT1715 can disturb the ground plane
potential while toggling due to the extremely fast on and
off times of the output stage. Therefore, using a ground
for input termination or ltering that is separate from the
LT1715 Pin 6 ground can be highly benecial. For example,
a ground plane tied to Pin 6 and directly adjacent to a 1"
long input trace can capacitively couple 4mV of disturbance
into the input. In this scenario, cutting the ground plane
between the GND pin and the inputs will cut the capacitance
and the disturbance down substantially.
Figure 2 shows a typical topside layout of the LT1715
on such a multilayer board. Shown is the topside metal
etch including traces, pin escape vias, and the land pads
for an MS10 LT1715 and its adjacent X7R 10nF bypass
capacitors in the 0805 case.
相关PDF资料
PDF描述
ADM2487EBRWZ-REEL7 IC TXRX RS485 ISO W/ESD 16SOIC
AD5570ARS-REEL7 IC DAC 16BIT SRL IN/VOUT 16-SSOP
AD5323ARUZ-REEL7 IC DAC 12BIT DUAL R-R 16-TSSOP
VI-24F-CU-F2 CONVERTER MOD DC/DC 72V 200W
AD8564ARZ IC COMPARATOR QUAD 7NS 16-SOIC
相关代理商/技术参数
参数描述
LT1715HMSTRPBF 制造商:LINER 制造商全称:Linear Technology 功能描述:4ns, 150MHz Dual Comparator with Independent Input/Output Supplies
LT1715IMS 功能描述:IC COMPARATOR 150MHZ DUAL 10MSOP RoHS:否 类别:集成电路 (IC) >> 线性 - 比较器 系列:UltraFast™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:通用 元件数:1 输出类型:CMOS,推挽式,满摆幅,TTL 电压 - 电源,单路/双路(±):2.5 V ~ 5.5 V,±1.25 V ~ 2.75 V 电压 - 输入偏移(最小值):5mV @ 5.5V 电流 - 输入偏压(最小值):1pA @ 5.5V 电流 - 输出(标准):- 电流 - 静态(最大值):24µA CMRR, PSRR(标准):80dB CMRR,80dB PSRR 传输延迟(最大):450ns 磁滞:±3mV 工作温度:-40°C ~ 85°C 封装/外壳:6-WFBGA,CSPBGA 安装类型:表面贴装 包装:管件 其它名称:Q3554586
LT1715IMS#PBF 功能描述:IC COMPARATOR 150MHZ DUAL 10MSOP RoHS:是 类别:集成电路 (IC) >> 线性 - 比较器 系列:UltraFast™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:通用 元件数:1 输出类型:CMOS,推挽式,满摆幅,TTL 电压 - 电源,单路/双路(±):2.5 V ~ 5.5 V,±1.25 V ~ 2.75 V 电压 - 输入偏移(最小值):5mV @ 5.5V 电流 - 输入偏压(最小值):1pA @ 5.5V 电流 - 输出(标准):- 电流 - 静态(最大值):24µA CMRR, PSRR(标准):80dB CMRR,80dB PSRR 传输延迟(最大):450ns 磁滞:±3mV 工作温度:-40°C ~ 85°C 封装/外壳:6-WFBGA,CSPBGA 安装类型:表面贴装 包装:管件 其它名称:Q3554586
LT1715IMS#PBF 制造商:Linear Technology 功能描述:COMPARATOR DUAL 4NS MSOP-10 制造商:Linear Technology 功能描述:COMPARATOR, DUAL, 4NS, MSOP-10
LT1715IMS#TR 功能描述:IC COMPARATOR 150MHZ DUAL 10MSOP RoHS:否 类别:集成电路 (IC) >> 线性 - 比较器 系列:UltraFast™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:通用 元件数:1 输出类型:CMOS,推挽式,满摆幅,TTL 电压 - 电源,单路/双路(±):2.5 V ~ 5.5 V,±1.25 V ~ 2.75 V 电压 - 输入偏移(最小值):5mV @ 5.5V 电流 - 输入偏压(最小值):1pA @ 5.5V 电流 - 输出(标准):- 电流 - 静态(最大值):24µA CMRR, PSRR(标准):80dB CMRR,80dB PSRR 传输延迟(最大):450ns 磁滞:±3mV 工作温度:-40°C ~ 85°C 封装/外壳:6-WFBGA,CSPBGA 安装类型:表面贴装 包装:管件 其它名称:Q3554586