- 您现在的位置：买卖IC网 > PDF目录10681 > LT1720IMS8#PBF (Linear Technology)IC COMPARATOR DUAL HS 3/5V 8MSOP PDF资料下载
参数资料
| 型号： | LT1720IMS8#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 11/28页 |
| 文件大小： | 0K |
| 描述： | IC COMPARATOR DUAL HS 3/5V 8MSOP |
| 标准包装： | 50 |
| 系列： | UltraFast™ |
| 类型： | 通用 |
| 元件数： | 2 |
| 输出类型： | CMOS，满摆幅，TTL |
| 电压 - 电源，单路/双路(±)： | 2.7 V ~ 6 V |
| 电压 - 输入偏移（最小值）： | 3mV @ 5V |
| 电流 - 输入偏压（最小值）： | 6µA @ 5V |
| 电流 - 输出（标准）： | 20mA |
| 电流 - 静态（最大值）： | 7mA |
| CMRR, PSRR（标准）： | 70dB CMRR，80dB PSRR |
| 传输延迟（最大）： | 10ns |
| 磁滞： | 7mV |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-TSSOP，8-MSOP（0.118"，3.00mm 宽） |
| 安装类型： | 表面贴装 |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
LT1720/LT1721
19
17201fc
Optional Logarithmic Pulse Stretcher
The fourth comparator of the quad LT1721 can be put to
work as a logarithmic pulse stretcher. This simple circuit
can help tremendously if you don’t have a fast enough
oscilloscope (or control circuit) to easily capture 3ns
pulse widths (or faster). When an input pulse occurs, C2
is charged up with a 180ns capture2 time constant. The
hysteresis and 10mV offset across R3 are overcome within
the rst nanosecond3, switching the comparator output
high. When the input pulse subsides, C2 discharges with
a 540ns time constant, keeping the comparator on until
the decay overrides the 10mV offset across R3 minus
hysteresis. Because of this exponential decay, the output
pulse width will be proportional to the logarithm of the
input pulse width. It is important to bypass the circuit’s
VCC well to avoid coupling into the resistive divider. R4
keeps the quiescent input voltage in a range where forward
leakage of the diode due to the 0.4V VOL of the driving
comparator is not a problem.
Neglecting some effects4, the output pulse is related to
the input pulse as:
tOUT = τ2 ln {VCH [1 – exp (–tP/τ1)]/(VOFF – VH/2)}
–
τ1 ln [VCH/(VCH – VOFF – VH/2)]
+ tP
(1)
where
tP = input pulse width
tOUT = output pulse width
τ1 = R1 || R2 C2
the capture time constant
τ2 = R2 C2
the decay time constant
VOFF = 10mV
the voltage drop across R1
VH = 3.5mV
LT1721 hysteresis
VC = VIN – VFDIODE
the input pulse voltage after
the diode drop
VCH = VC R2/(R1 + R2)
the effective source voltage
for the charge
APPLICATIONS INFORMATION
For simplicity, with tP < τ1, and neglecting the very slight
delay in turn-on due to offset and hysteresis, the equation
can be approximated by:
tOUT = τ2 ln [(VCH tP/τ1)/(VOFF – VH/2)]
(2)
For example, an 8ns input pulse gives a 1.67μs output
pulse. Doubling the input pulse to 16ns lengthens the
output pulse by 0.37μs. Doubling the input pulse again
to 32ns adds another 0.37μs to the output pulse, and so
on. The rate of 0.37μs per octave falls out of the above
equation as:
ΔtOUT/octave = τ2 ln(2)
(3)
There is
±0.01μs jitter5 in the output pulse which gives an
uncertainty referred to the input pulse of less than 2% (60ps
resolution on a 3ns pulse with a 60MHz oscilloscope—not
bad!). The beauty of this circuit is that it gives resolution
precisely where it’s hardest to get. The jitter is due to a
combination of the slow decay of the last few millivolts
on C2 and the 4nV/√Hz noise and 400MHz bandwidth of
the LT1721 input stage. Increasing the offset across R3
or decreasing
τ2 will decrease this jitter at the expense of
dynamic range.
The circuit topology itself is extremely fast, limited theo-
retically only by the speed of the diode, the capture time
constant
τ1 and the pulse source impedance. Figure 14
shows results achieved with the implementation shown,
compared to a plot of Equation (1). The low end is limited
by the delivery time of the upstream comparators. As the
input pulse width is increased, the log function is con-
strained by the asymptotic RC response but, rather than
becoming clamped, becomes time linear. Thus, for very
long input pulses the third term of Equation (1) dominates
and the circuit becomes a 3μs pulse stretcher.
2 So called because the very fast input pulse is “captured,” for later examination, as a charge on
the capacitor.
3 Assuming the input pulse slew rate at the diode is innite. This effective delay constant, about
0.4% of
τ1 or 0.8ns, is the second term of equation 1, below. Driven by the 2.5ns slew-limited
LT1721, this effective delay will be 2ns.
4 VCisdependentontheLT1721outputvoltageandnonlineardiodecharacteristics.Also,theThevenin
equivalent charge voltage seen by C2 is boosted slightly by R2 being terminated above ground.
5 Output jitter increases with inputs pulse widths below ~3ns.
相关PDF资料 |
PDF描述 |
|---|---|
| LT1720IMS8 | IC COMPARATOR DUAL HS 3/5V 8MSOP |
| LTC2236IUH#PBF | IC ADC 10-BIT 25MSPS 3V 32-QFN |
| AMIS42770ICAW1RG | TRANSCEIVER CAN DUAL HS 20-SOIC |
| AD7323BRUZ | IC ADC 12BIT+ SAR 4CHAN 16TSSOP |
| CMP402GSZ-REEL | IC COMPARATOR LV 65NS 16SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LT1720IS8 | 功能描述:IC COMP R-RINOUT DUAL 8-SOIC RoHS:否 类别:集成电路 (IC) >> 线性 - 比较器 系列:UltraFast™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:通用 元件数:1 输出类型:CMOS，推挽式，满摆幅，TTL 电压 - 电源，单路/双路(±):2.5 V ~ 5.5 V，±1.25 V ~ 2.75 V 电压 - 输入偏移（最小值）:5mV @ 5.5V 电流 - 输入偏压（最小值）:1pA @ 5.5V 电流 - 输出（标准）:- 电流 - 静态（最大值）:24µA CMRR, PSRR（标准）:80dB CMRR，80dB PSRR 传输延迟（最大）:450ns 磁滞:±3mV 工作温度:-40°C ~ 85°C 封装/外壳:6-WFBGA，CSPBGA 安装类型:表面贴装 包装:管件 其它名称:Q3554586 |
| LT1720IS8#PBF | 功能描述:IC COMP R-RINOUT DUAL 8-SOIC RoHS:是 类别:集成电路 (IC) >> 线性 - 比较器 系列:UltraFast™ 标准包装:1 系列:- 类型:通用 元件数:1 输出类型:CMOS，开路集电极，TTL 电压 - 电源，单路/双路(±):2.7 V ~ 5.5 V 电压 - 输入偏移（最小值）:7mV @ 5V 电流 - 输入偏压（最小值）:0.25µA @ 5V 电流 - 输出（标准）:84mA @ 5V 电流 - 静态（最大值）:120µA CMRR, PSRR（标准）:- 传输延迟（最大）:600ns 磁滞:- 工作温度:-40°C ~ 85°C 封装/外壳:SC-74A，SOT-753 安装类型:表面贴装 包装:剪切带 (CT) 产品目录页面:1268 (CN2011-ZH PDF) 其它名称:*LMV331M5*LMV331M5/NOPBLMV331M5CT |
| LT1720IS8#PBF | 制造商:Linear Technology 功能描述:ICVOLT COMPARATORDUALBIPOLA 制造商:Linear Technology 功能描述:IC,VOLT COMPARATOR,DUAL,BIPOLAR,SOP,8PIN |
| LT1720IS8#TR | 功能描述:IC COMP DUAL R-R 4MA 4.5NS 8SOIC RoHS:否 类别:集成电路 (IC) >> 线性 - 比较器 系列:UltraFast™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:通用 元件数:1 输出类型:CMOS，推挽式，满摆幅，TTL 电压 - 电源，单路/双路(±):2.5 V ~ 5.5 V，±1.25 V ~ 2.75 V 电压 - 输入偏移（最小值）:5mV @ 5.5V 电流 - 输入偏压（最小值）:1pA @ 5.5V 电流 - 输出（标准）:- 电流 - 静态（最大值）:24µA CMRR, PSRR（标准）:80dB CMRR，80dB PSRR 传输延迟（最大）:450ns 磁滞:±3mV 工作温度:-40°C ~ 85°C 封装/外壳:6-WFBGA，CSPBGA 安装类型:表面贴装 包装:管件 其它名称:Q3554586 |
| LT1720IS8#TRPBF | 功能描述:IC COMP R-RINOUT DUAL 8-SOIC RoHS:否 类别:集成电路 (IC) >> 线性 - 比较器 系列:UltraFast™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:通用 元件数:1 输出类型:CMOS，推挽式，满摆幅，TTL 电压 - 电源，单路/双路(±):2.5 V ~ 5.5 V，±1.25 V ~ 2.75 V 电压 - 输入偏移（最小值）:5mV @ 5.5V 电流 - 输入偏压（最小值）:1pA @ 5.5V 电流 - 输出（标准）:- 电流 - 静态（最大值）:24µA CMRR, PSRR（标准）:80dB CMRR，80dB PSRR 传输延迟（最大）:450ns 磁滞:±3mV 工作温度:-40°C ~ 85°C 封装/外壳:6-WFBGA，CSPBGA 安装类型:表面贴装 包装:管件 其它名称:Q3554586 |
发布紧急采购，3分钟左右您将得到回复。