参数资料
| 型号： | LT1764AEQ-1.5 |
| 厂商： | Linear Technology |
| 文件页数： | 10/20页 |
| 文件大小： | 0K |
| 描述： | IC REG LDO 1.5V 3A DDPAK-5 |
| 产品培训模块： | More Information on LDOs |
| 标准包装： | 50 |
| 稳压器拓扑结构： | 正，固定式 |
| 输出电压： | 1.5V |
| 输入电压： | 2.7 V ~ 20 V |
| 电压 - 压降（标准）： | 0.34V @ 3A |
| 稳压器数量： | 1 |
| 电流 - 输出： | 3A |
| 电流 - 限制（最小）： | 3.1A |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | TO-263-6，D²Pak（5 引线+接片），TO-263BA |
| 供应商设备封装： | D2PAK-5 |
| 包装： | 管件 |
| 产品目录页面： | 1329 (CN2011-ZH PDF) |
LT1764A Series
PI FU CTIO S
DD/TO-220/TSSOP
SHDN (Pin 1/1/10): Shutdown. The SHDN pin is used to
put the LT1764A regulators into a low power shutdown
state. The output will be off when the SHDN pin is pulled
low. The SHDN pin can be driven either by 5V logic or
open-collector logic with a pull-up resistor. The pull-up
resistor is required to supply the pull-up current of the
open-collector gate, normally several microamperes, and
the SHDN pin current, typically 7 μ A. If unused, the SHDN
pin must be connected to V IN . The device will be in
the low power shutdown state if the SHDN pin is not
connected.
IN (Pin 2/Pin 2/Pins 12, 13, 14): Input. Power is supplied
to the device through the IN pin. A bypass capacitor is
required on this pin if the device is more than six inches
away from the main input filter capacitor. In general, the
output impedance of a battery rises with frequency, so it
is advisable to include a bypass capacitor in battery-
powered circuits. A bypass capacitor in the range of 1 μ F to
10 μ F is sufficient. The LT1764A regulators are designed to
withstand reverse voltages on the IN pin with respect to
ground and the OUT pin. In the case of a reverse input,
which can happen if a battery is plugged in backwards, the
device will act as if there is a diode in series with its input.
There will be no reverse current flow into the regulator and
no reverse voltage will appear at the load. The device will
Applications Information section for more information on
output capacitance and reverse output characteristics.
SENSE (Pin 5/Pin 5/Pin 6): Sense. For fixed voltage
versions of the LT1764A (LT1764A-1.5/LT1764A-1.8/
LT1764A-2.5/LT1764A-3.3), the SENSE pin is the input
to the error amplifier. Optimum regulation will be ob-
tained at the point where the SENSE pin is connected to the
OUT pin of the regulator. In critical applications, small
voltage drops are caused by the resistance (R P ) of PC
traces between the regulator and the load. These may be
eliminated by connecting the SENSE pin to the output at
the load as shown in Figure 1 (Kelvin Sense Connection).
Note that the voltage drop across the external PC traces
will add to the dropout voltage of the regulator. The SENSE
pin bias current is 600 μ A at the nominal rated output
voltage. The SENSE pin can be pulled below ground (as in
a dual supply system where the regulator load is returned
to a negative supply) and still allow the device to start
and operate.
ADJ (Pin 5/Pin 5/Pin 6): Adjust. For the adjustable LT1764A,
this is the input to the error amplifier. This pin is internally
clamped to ± 7V. It has a bias current of 3 μ A which flows
into the pin. The ADJ pin voltage is 1.21V referenced to
ground and the output voltage range is 1.21V to 20V.
protect both itself and the load.
NC (Pins 2, 11, 15) TSSOP Only: No Connect.
2
IN
OUT
4
R P
GND (Pin 3/Pin 3/Pins 1, 7, 8, 9, 16, 17): Ground.
OUT (Pin 4/Pin 4/Pins 3, 4, 5): Output. The output
supplies power to the load. A minimum output capacitor
of 10 μ F is required to prevent oscillations. Larger output
V IN
+
1
LT1764A
SHDN SENSE
GND
3
5
R P
+
LOAD
1764 F01
capacitors will be required for applications with large
transient loads to limit peak voltage transients. See the
Figure 1. Kelvin Sense Connection
1764afb
10
相关PDF资料 |
PDF描述 |
|---|---|
| LT1764AEQ | IC REG LDO ADJ 3A DDPAK-5 |
| AMM12DSUI | CONN EDGECARD 24POS .156 DIP SLD |
| AMM12DRUI | CONN EDGECARD 24POS .156 DIP SLD |
| GCB70DHNR | CONN EDGECARD 140PS .050 DIP SLD |
| GBB75DHFR | CONN CARDEDGE 150POS .050" SMD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LT1764AEQ-2.5 | 功能描述:IC REG LDO 2.5V 3A DDPAK-5 RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 标准包装:1 系列:- 稳压器拓扑结构:正，固定式 输出电压:3V 输入电压:2.3 V ~ 5.5 V 电压 - 压降（标准）:0.035V @ 150mA 稳压器数量:2 电流 - 输出:150mA 电流 - 限制（最小）:300mA 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:6-UFDFN 裸露焊盘，6-TMLF? 供应商设备封装:6-TMLF?（1.6x1.6） 包装:Digi-Reel® 产品目录页面:1104 (CN2011-ZH PDF) 其它名称:576-3018-6 |
| LT1764AEQ-2.5#PBF | 功能描述:IC REG LDO 2.5V 3A DDPAK-5 RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 标准包装:1 系列:- 稳压器拓扑结构:正，固定式 输出电压:8V 输入电压:10.5 V ~ 23 V 电压 - 压降（标准）:1.7V @ 40mA 稳压器数量:1 电流 - 输出:100mA（最小值） 电流 - 限制（最小）:- 工作温度:0°C ~ 125°C 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOIC 包装:剪切带 (CT) 产品目录页面:1075 (CN2011-ZH PDF) 其它名称:296-24390-1 |
| LT1764AEQ-2.5#PBF | 制造商:Linear Technology 功能描述:Linear Voltage Regulator IC 制造商:Linear Technology 功能描述:IC, LDO VOLT REG, 2.5V, 3A, D2-PAK-5 |
| LT1764AEQ-2.5#TR | 功能描述:IC REG LDO 2.5V 3A DDPAK-5 RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 标准包装:1 系列:- 稳压器拓扑结构:正，固定式 输出电压:3V 输入电压:2.3 V ~ 5.5 V 电压 - 压降（标准）:0.035V @ 150mA 稳压器数量:2 电流 - 输出:150mA 电流 - 限制（最小）:300mA 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:6-UFDFN 裸露焊盘，6-TMLF? 供应商设备封装:6-TMLF?（1.6x1.6） 包装:Digi-Reel® 产品目录页面:1104 (CN2011-ZH PDF) 其它名称:576-3018-6 |
| LT1764AEQ-2.5#TRPBF | 功能描述:IC REG LDO 2.5V 3A DDPAK-5 RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 标准包装:1 系列:- 稳压器拓扑结构:正，固定式 输出电压:3V 输入电压:2.3 V ~ 5.5 V 电压 - 压降（标准）:0.035V @ 150mA 稳压器数量:2 电流 - 输出:150mA 电流 - 限制（最小）:300mA 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:6-UFDFN 裸露焊盘，6-TMLF? 供应商设备封装:6-TMLF?（1.6x1.6） 包装:Digi-Reel® 产品目录页面:1104 (CN2011-ZH PDF) 其它名称:576-3018-6 |
发布紧急采购，3分钟左右您将得到回复。