参数资料
型号: LT1970CFE#PBF
厂商: Linear Technology
文件页数: 26/26页
文件大小: 0K
描述: IC OPAMP ADJ CURR LIMIT 20-TSSOP
标准包装: 74
放大器类型: 通用
电路数: 1
转换速率: 1.6 V/µs
增益带宽积: 3.6MHz
电流 - 输入偏压: 160nA
电压 - 输入偏移: 200µV
电流 - 电源: 7mA
电流 - 输出 / 通道: 800mA
电压 - 电源,单路/双路(±): 5 V ~ 36 V,±2.5 V ~ 18 V
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 20-TSSOP(0.173",4.40mm 宽)裸露焊盘
供应商设备封装: 20-TSSOP-EP
包装: 管件
产品目录页面: 1320 (CN2011-ZH PDF)
LT1970
9
1970fc
PIN FUNCTIONS
VCSNK (Pin 12): Sink Current Limit Control Voltage In-
put. The current sink limit amplier will activate when
the sense voltage between SENSE+ and SENSEequals
–1.0 VVCSNK/10. VCSNK may be set between VCOMMON
and VCOMMON + 6V. The transfer function between VCSNK
and VSENSE is linear except for very small input voltages
at VCSNK < 60mV. VSENSE limits at a minimum set point of
4mV typical to insure that the sink and source limit ampli-
ers do not try to operate simultaneously. To force zero
output current, the ENABLE pin can be taken low.
VCSRC (Pin 13): Source Current Limit Control Voltage
Input. The current source limit amplier will activate when
the sense voltage between SENSE+ and SENSEequals
VVCSRC/10. VCSRC may be set between VCOMMON and
VCOMMON + 6V. The transfer function between VCSRC
and VSENSE is linear except for very small input voltages
at VCSRC < 60mV. VSENSE limits at a minimum set point
of 4mV typical to insure that the sink and source limit
ampliers do not try to operate simultaneously. To force
zero output current, the ENABLE pin can be taken low.
COMMON (Pin 14): Control and ENABLE inputs and ag
outputs are referenced to the COMMON pin. COMMON may
be at any potential between VEE and VCC – 3V. In typical
applications, COMMON is connected to ground.
ENABLE (Pin 15): ENABLE Digital Input Control. When
taken low this TTL-level digital input turns off the ampli-
er output and drops supply current to less than 1mA.
Use the ENABLE pin to force zero output current. Setting
VCSNK = VCSRC = 0V allows IOUT = ±4mV/RSENSE to ow
in or out of VOUT.
ISRC (Pin 16): Sourcing Current Limit Digital Output Flag.
ISRC is an open collector digital output. ISRC pulls low
whenever the sourcing current limit amplier assumes
control of the output. This pin can sink up to 10mA of
current. The current limit ag is off when the source
current limit is not active. ISRC, ISNK and TSD may be
wired “OR” together if desired. ISRC may be left open if
this function is not monitored.
ISNK (Pin 17): Sinking Current Limit Digital Output Flag.
ISNK is an open collector digital output. ISNK pulls low
whenever the sinking current limit amplier assumes
control of the output. This pin can sink up to 10mA of
current. The current limit ag is off when the source
current limit is not active. ISRC, ISNK and TSD may be
wired “OR” together if desired. ISNK may be left open if
this function is not monitored.
TSD (Pin 18): Thermal Shutdown Digital Output Flag. TSD
is an open collector digital output. TSD pulls low whenever
the internal thermal shutdown circuit activates, typically at
a die temperature of 160°C. This pin can sink up to 10mA
of output current. The TSD ag is off when the die tem-
perature is within normal operating temperatures. ISRC,
ISNK and TSD may be wired “OR” together if desired. ISNK
may be left open if this function is not monitored. Thermal
shutdown activation should prompt the user to evaluate
electrical loading or thermal environmental conditions.
V+ (Pin 19):
Output Stage Positive Supply. V+ may equal
VCC or may be smaller in magnitude. Only output stage
current ows through V+, all other current ows into VCC.
V+ may be used to drive the base/gate of an external power
device to boost the amplier’s output current to levels above
the rated 500mA of the on-chip output devices. Unless
used to drive boost transistors, V+ should be decoupled
to ground with a low ESR capacitor.
Package Base: The exposed backside of the package is
electrically connected to the VEE pins on the IC die. The
package base should be soldered to a heat spreading pad
on the PC board that is electrically connected to VEE.
相关PDF资料
PDF描述
PEC01DBEN CONN HEADER .100 DUAL R/A 2POS
PEC02DAGN CONN HEADER .100 DUAL STR 4POS
PEC11DABN CONN HEADER .100 DUAL STR 22POS
PBC20SBAN CONN HEADER .100 SINGL R/A 20POS
AD746JRZ IC OPAMP BIFET 13MHZ DUAL 8SOIC
相关代理商/技术参数
参数描述
LT1970IFE 功能描述:IC OP AMP 500MA ADJ 20-TSSOP RoHS:否 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:50 系列:- 放大器类型:J-FET 电路数:2 输出类型:- 转换速率:3.5 V/µs 增益带宽积:1MHz -3db带宽:- 电流 - 输入偏压:30pA 电压 - 输入偏移:2000µV 电流 - 电源:200µA 电流 - 输出 / 通道:- 电压 - 电源,单路/双路(±):7 V ~ 36 V,±3.5 V ~ 18 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:8-DIP(0.300",7.62mm) 供应商设备封装:8-PDIP 包装:管件
LT1970IFE#PBF 功能描述:IC OP AMP 500MA ADJ 20-TSSOP RoHS:是 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:2,500 系列:- 放大器类型:通用 电路数:4 输出类型:- 转换速率:0.6 V/µs 增益带宽积:1MHz -3db带宽:- 电流 - 输入偏压:45nA 电压 - 输入偏移:2000µV 电流 - 电源:1.4mA 电流 - 输出 / 通道:40mA 电压 - 电源,单路/双路(±):3 V ~ 32 V,±1.5 V ~ 16 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:14-TSSOP(0.173",4.40mm 宽) 供应商设备封装:14-TSSOP 包装:带卷 (TR) 其它名称:LM324ADTBR2G-NDLM324ADTBR2GOSTR
LT1970IFE#PBF 制造商:Linear Technology 功能描述:OP-AMP PRECISION 3.6MHZ 1.6 制造商:Linear Technology 功能描述:OP-AMP, PRECISION, 3.6MHZ, 1.6V/uS, TSSO
LT1970IFE#TR 功能描述:IC OPAMP ADJ PREC 500MA 20TSSOP RoHS:否 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:50 系列:- 放大器类型:J-FET 电路数:2 输出类型:- 转换速率:3.5 V/µs 增益带宽积:1MHz -3db带宽:- 电流 - 输入偏压:30pA 电压 - 输入偏移:2000µV 电流 - 电源:200µA 电流 - 输出 / 通道:- 电压 - 电源,单路/双路(±):7 V ~ 36 V,±3.5 V ~ 18 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:8-DIP(0.300",7.62mm) 供应商设备封装:8-PDIP 包装:管件
LT1970IFE#TRPBF 功能描述:IC OP AMP 500MA ADJ 20-TSSOP RoHS:是 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:50 系列:- 放大器类型:J-FET 电路数:2 输出类型:- 转换速率:3.5 V/µs 增益带宽积:1MHz -3db带宽:- 电流 - 输入偏压:30pA 电压 - 输入偏移:2000µV 电流 - 电源:200µA 电流 - 输出 / 通道:- 电压 - 电源,单路/双路(±):7 V ~ 36 V,±3.5 V ~ 18 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:8-DIP(0.300",7.62mm) 供应商设备封装:8-PDIP 包装:管件