参数资料
| 型号： | LT3071IUFD#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 15/28页 |
| 文件大小： | 0K |
| 描述： | IC REG LDO ADJ 5A 28QFN |
| 标准包装： | 73 |
| 稳压器拓扑结构： | 正，可调式 |
| 输出电压： | 0.8 V ~ 1.8 V |
| 输入电压： | 0.95 V ~ 3 V |
| 电压 - 压降（标准）： | 0.085V @ 5A |
| 稳压器数量： | 1 |
| 电流 - 输出： | 5A |
| 电流 - 限制（最小）： | 5.1A |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-WFQFN 裸露焊盘 |
| 供应商设备封装： | 28-QFN（4x5） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
LT3071
APPLICATIONS INFORMATION
FPGA and ASIC processors are sufficient to stabilize the
system (see Stability and Output Capacitance section). This
regulator design provides ample bandwidth and responds
to transient load changes in a few hundred nanoseconds
versus regulators that respond in many microseconds.
Table 1: V O2 to V O0 Settings vs Output V oltag e
V O2 V O1 V O0 V OUT(NOM) V O2 V O1
0 0 0 0.80V Z 0
0 0 Z 0.85V Z Z
0 0 1 0.90V Z Z
V O0
1
0
Z
V OUT(NOM)
1.35V
1.40V
1.45V
The LT3071 also incorporates precision current limit-
ing, enable/disable control of output voltage and inte-
grated overvoltage and thermal shutdown protection.
The LT3071’s unique design combines the benefits of
low dropout voltage, high functional integration, precision
performance and UltraFast transient response, as well as
providing significant cost savings on the output capacitance
needed in fast load transient applications.
0
0
0
0
0
0
Z
Z
Z
Z
Z
1
1
1
0
0
0
Z
1
0
Z
1
0
Z
0.95V
1.00V
1.05V
1.10V
1.15V
1.20V
1.25V
1.30V
Z
Z
Z
Z
1
1
1
Z
1
1
1
X
X
X
1
0
Z
1
0
Z
1
1.50V
1.55V
1.60V
1.65V
1.70V
1.75V
1.80V
As lower voltage applications become increasingly preva-
lent with higher frequency switching power supplies, the
LT3071 offers superior regulation and an appreciable
component cost savings. The LT3071 steps to the next
level of performance for the latest generation FPGAs, DSPs
and microprocessors. The simple versatility and benefits
derived from these circuits exceed the power supply needs
of today’s high performance microprocessors.
Programming Output Voltage
Three tri-level input pins, V O2 , V O1 and V O0 , select the
value of output voltage. Table 1 illustrates the 3-bit digital
word to output voltage resulting from setting these pins
high , low or allowing them to float.
These pins may be tied high or low by either pin-strapping
them to V BIAS or driving them with digital ports. Pins that
float may either actually float or require logic that has
Hi-Z output capability. This allows output voltage to be
dynamically changed if necessary.
Output voltage is selectable from a minimum of 0.8V to
a maximum of 1.8V in increments of 50mV. The MSB,
V O2 , sets the pedestal voltage, and the LSB’s, V O1 and
V O0 increment V OUT .
Output voltage is limited to 1.8V maximum by an internal
override of V O1 (default to low ) when V O2 = high .
X = Don’t Care, 0 = Low, Z = Float, 1 = High
The input logic low threshold is less than 250mV refer-
enced to GND and the logic high threshold is greater than
V BIAS – 250mV. The range between these two thresholds
as set by a window comparator defines the logic Hi-Z state.
REF/BYP—Voltage Reference
This pin is the buffered output of the internal bandgap
reference and has an output impedance of ? 19kΩ. The
design includes an internal compensation pole at f C =
4kHz. A 10nF REF/BYP capacitor to GND creates a low-
pass pole at f LP = 840Hz. The 10nF capacitor decreases
reference voltage noise to about 10μV RMS and soft-starts
the reference. The LT3071 only soft-starts the reference
voltage during an initial turn-on sequence. If the EN pin
is toggled low after initial turn-on, the reference remains
powered-up. Therefore, toggling the EN pin from low to
high does not soft-start the reference. Only by turning
the BIAS supply voltage on and off will the reference be
soft-started. Output voltage noise is the RMS sum of the
reference voltage noise in addition to the amplifier noise.
The REF/BYP pin must not be DC loaded by anything except
for applications that parallel other LT3071 regulators for
higher output currents. Consult the Applications section
on Paralleling for further details.
3071fb
For more information www.linear.com/3071
15
相关PDF资料 |
PDF描述 |
|---|---|
| MIC5320-SKYMT TR | IC REG LDO 3.3V/2.6V .15A 6-TMLF |
| EMC49DRYI-S13 | CONN EDGECARD 98POS .100 EXTEND |
| MAX4838EXT+T | IC CTLR OVP 7.4V SC70-6 |
| MAX4838AEXT+T | IC CTLR OVP 7.4V SC70-6 |
| MAX4838AELT+T | IC CTLR OVP 7.4V 6-UDFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LT3071IUFD-TR | 制造商:LINER 制造商全称:Linear Technology 功能描述:5A, Low Noise, Programmable Output, 85mV Dropout Linear Regulator with Analog Margining |
| LT3071IUFD-TRPBF | 制造商:LINER 制造商全称:Linear Technology 功能描述:5A, Low Noise, Programmable Output, 85mV Dropout Linear Regulator with Analog Margining |
| LT3071MPUFD | 制造商:LINER 制造商全称:Linear Technology 功能描述:5A, Low Noise, Programmable Output, 85mV Dropout Linear Regulator with Analog Margining |
| LT3071MPUFD#PBF | 功能描述:IC REG LDO ADJ 5A 28QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 标准包装:3,000 系列:- 稳压器拓扑结构:正，固定式 输出电压:3V 输入电压:最高 5.5V 电压 - 压降（标准）:0.12V @ 150mA 稳压器数量:1 电流 - 输出:150mA（最小值） 电流 - 限制（最小）:220mA 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:SOT-23-5 细型，TSOT-23-5 供应商设备封装:TSOT-23-5 包装:带卷 (TR) 其它名称:ADP160AUJZ-3.0-R7TR |
| LT3071MPUFD#PBF | 制造商:Linear Technology 功能描述:IC ADJ LDO REG 0.8V TO 1.8V 5A QFN28 |
发布紧急采购，3分钟左右您将得到回复。