参数资料
| 型号： | LT3083EQ#TRPBF |
| 厂商： | Linear Technology |
| 文件页数： | 11/28页 |
| 文件大小： | 0K |
| 描述： | IC REG LDO ADJ 3A 5-DDPAK |
| 标准包装： | 750 |
| 稳压器拓扑结构： | 正，可调式 |
| 输出电压： | 可调至 23V |
| 输入电压： | 1.2 V ~ 23 V |
| 电压 - 压降（标准）： | 1.25V @ 3A |
| 稳压器数量： | 1 |
| 电流 - 输出： | 3A |
| 电流 - 限制（最小）： | 3A |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | TO-263-6，D²Pak（5 引线+接片），TO-263BA |
| 供应商设备封装： | DDPAK/TO-263-5 |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
LT3083
APPLICATIONS INFORMATION
Table 1 lists many common output voltages and the clos-
est standard 1% resistor values used to generate that
output voltage.
Regulation of the output voltage requires a minimum
load current of 1mA. For a true zero voltage output
operation, return this 1mA load current to a negative
supply voltage.
Table 1. 1% Resistors for Common Output Voltages
OUT
V OUT (V)
1
R SET (k)
20
GND
SET PIN
3083 F02
1.2
1.5
1.8
2.5
3.3
5
24.3
30.1
35.7
49.9
66.5
100
Figure 2. Guard Ring Layout Example
for DF Package
to remedy this is to bypass the SET pin with a small
amount of capacitance from SET to ground, 10pF to
20pF is sufficient.
With the lower level current used to generate the refer-
ence voltage, leakage paths to or from the SET pin can
create errors in the reference and output voltages. High
quality insulation should be used (e.g., Teflon, Kel-F);
cleaning of all insulating surfaces to remove fluxes and
other residues will probably be required. Surface coating
may be necessary to provide a moisture barrier in high
humidity environments.
Minimize board leakage by encircling the SET pin and
circuitry with a guard ring operated at a potential close
to itself. Tie the guard ring to the OUT pin. Guard rings
on both sides of the circuit board are required. Bulk leak-
age reduction depends on the guard ring width. 50nA
of leakage into or out of the SET pin and its associated
circuitry creates a 0.1% reference voltage error. Leakages
of this magnitude, coupled with other sources of leakage,
can cause significant offset voltage and reference drift,
especially over the possible operating temperature range.
Figure 2 depicts an example of a guard ring layout.
If guard ring techniques are used, this bootstraps any
stray capacitance at the SET pin. Since the SET pin is
a high impedance node, unwanted signals may couple
into the SET pin and cause erratic behavior. This will
be most noticeable when operating with minimum
output capacitors at full load current. The easiest way
Stability and Input Capacitance
Typical minimum input capacitance is 10μF for IN and
2.2μF for V CONTROL . These amounts of capacitance work
well using low ESR ceramic capacitors when placed close
to the LT3083 and the circuit is located in close proximity
to the power source. Higher values of input capacitance
may be necessary to maintain stability depending on the
application.
Oscillating regulator circuits are often viewed as a problem
of phase margin and inadequate stability with the output
capacitor used. More and more frequently, the problem
is not the regulator operating without sufficient output
capacitance, but instead with too little input capacitance.
The entire circuit must be analyzed and debugged as a
whole; conditions relating to the input of the regulator
cannot be ignored.
The LT3083 input presents a high impedance to its power
source: the output voltage and load current are independent
of input voltage variations. To maintain stability of the
regulator circuit as a whole, the LT3083 must be powered
from a low impedance supply. When using short supply
lines or powering directly from a large switching supply,
there is no issue—hundreds or thousands of microfarads
of capacitance are available through a low impedance.
3083fa
11
相关PDF资料 |
PDF描述 |
|---|---|
| MIC39500-2.5WT | IC REG LDO 2.5V 5A TO220-3 |
| ASM36DRKI-S13 | CONN EDGECARD 72POS .156 EXTEND |
| FMM06DREN | CONN EDGECARD 12POS .156 EYELET |
| FMM06DREH | CONN EDGECARD 12POS .156 EYELET |
| LFECP6E-3QN208I | IC FPGA 6.1KLUTS 208PQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LT3083ET | 制造商:LINER 制造商全称:Linear Technology 功能描述:Adjustable 3A Single Resistor Low Dropout Regulator |
| LT3083ET#PBF | 功能描述:IC REG LDO ADJ 3A TO-220-5 RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 标准包装:1 系列:- 稳压器拓扑结构:正，固定式 输出电压:8V 输入电压:10.5 V ~ 23 V 电压 - 压降（标准）:1.7V @ 40mA 稳压器数量:1 电流 - 输出:100mA（最小值） 电流 - 限制（最小）:- 工作温度:0°C ~ 125°C 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOIC 包装:剪切带 (CT) 产品目录页面:1075 (CN2011-ZH PDF) 其它名称:296-24390-1 |
| LT3083ET#TRPBF | 功能描述:IC REG LDO ADJ 3A TO-220-5 RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 标准包装:1 系列:- 稳压器拓扑结构:正，固定式 输出电压:4V 输入电压:最高 16V 电压 - 压降（标准）:0.28V @ 150mA 稳压器数量:1 电流 - 输出:150mA 电流 - 限制（最小）:- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:5-VFBGA 供应商设备封装:5-uSMD 包装:Digi-Reel® 其它名称:LP2985AIBP-4.0DKR |
| LT3083IDF | 制造商:LINER 制造商全称:Linear Technology 功能描述:Adjustable 3A Single Resistor Low Dropout Regulator |
| LT3083IDF#PBF | 功能描述:IC REG LDO ADJ 3A 12-DFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 标准包装:3,000 系列:- 稳压器拓扑结构:正，固定式 输出电压:2.5V 输入电压:2.5 V ~ 5.5 V 电压 - 压降（标准）:- 稳压器数量:1 电流 - 输出:300mA（最小值） 电流 - 限制（最小）:360mA 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-5 细型，TSOT-23-5 供应商设备封装:TSOT-23-5 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。