- 您现在的位置：买卖IC网 > PDF目录19809 > LT4220CGN#TR (Linear Technology)IC CTLR HOTSWAP DUAL 16-SSOP PDF资料下载
参数资料
| 型号： | LT4220CGN#TR |
| 厂商： | Linear Technology |
| 文件页数： | 14/16页 |
| 文件大小： | 259K |
| 描述： | IC CTLR HOTSWAP DUAL 16-SSOP |
| 标准包装： | 2,500 |
| 类型： | 热交换控制器 |
| 应用： | 通用 |
| 内部开关： | 无 |
| 电源电压： | 2.7 V ~ 16.5 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-SSOP（0.154"，3.90mm 宽） |
| 供应商设备封装： | 16-SSOP |
| 包装： | 带卷 (TR) |
14
LT4220
4220f
APPLICATIO S I FOR ATIO
U
U
U
Supply Tracking
If the TRACK pin (Pin 7) is high the supply power-up
tracking mode is enabled. This feature forces both sup-
plies to reach their final value at the same time, during
power-up and for faults that drive the output supplies to
zero. During this mode the GATE pins are controlled to
keep the differential magnitude of the FB pins to within
50mV. The FB pins are scaled versions of the output
voltages. Therefore, control of the FB pins, via the GATE
pins, will control the output voltages at the same scale.
|V
FB(TRK)
| = |V
FB
+
V
FB
|
(6)
Supply tracking will continue until: either FB pin reaches
the associated PWRGD threshold. If any fault condition
occurs that turns the GATE pins off, supply tracking will be
reenabled. The GATE off conditions include: (1) either ON
pin detects undervoltage, (2) internal undervoltage lock-
out, (3) the fault latch is set by a current limit time-out.
V
EE
Bypassing
The V
EE
supply pin should be filtered with an RC network
to reduce high dV/dt slew rates from disturbing internal
circuits. Typical RC bypassing sufficient to prevent circuit
misbehavior is R14 = 10& and C5 = 1礔. The GATE
,
SENSEK and SENSE
pins have been designed such that
they can be pulled below or above V
EE
for short periods of
time while the V
EE
pin is reaching its steady state voltage.
If desired, a higher R14 " C5 time constant may be used to
prevent short circuit transients from tripping the V
EE
undervoltage lockout circuit at 2.45V. R14 should be
sufficient to decouple C5 from causing transients on V
IN
during live insertion.
Under the condition of a short circuit on V
OUT
, parasitic
inductance and resistance in the V
IN
path will cause V
IN
to collapse toward 0V causing the V
EE
pin voltage to also
discharge toward 0V before the external FET can be turned
off (typically 7祍 to 10祍). To prevent a UVLO condition
from occurring, the R14 " C5 time constant should be
sufficient to hold the V
EE
pin voltage out of the V
EE
UVLO
voltage range. If the V
EE
pin reaches its UVLO voltage,
GATE
+
will also be pulled low. For the case where C3 is
large, causing an even slower N-channel FET turnoff,
higher RC bypassing may be necessary to prevent tripping
the V
EE
UVLO.
ON
+
, ON
Bypass Capacitors
Bypass capacitors are required from ON
+
to ground and
ON
to ground. A typical time constant is:
TC (ON
+
) = (R1||R2)C7 = 44祍
TC (ON
) = (R3||R4)C8 = 44祍
Supply Ringing
Normal circuit design practice calls for capacitive bypass-
ing of the input supply to active devices. The opposite is
true for Hot Swap circuits that are connected into a
backplane, where capacitive loading would cause tran-
sients during an abrupt connection to the backplane. With
little or no capacitive decoupling on the powered side of
the N-channel FETs, connection transients or load tran-
sients will typically cause ringing on the supply leads due
to parasitic inductance. It is recommended to use a
snubber circuit comprising of a series 10& and 0.1礔
capacitor to dampen transient ringing. The supply
decoupling circuit on the V
EE
pin also provides a snubber
for V
IN
.
Additionally, if the supply voltage overshoot can exceed
the ?2V maximum rating on the part, a transient voltage
suppressor is recommended. Voltage transients can oc-
cur during load short-circuit conditions, where parasitic
inductance in the supply leads can build up energy before
the external N-channel FET can be turned off. This is
especially true for the negative side FET where a large C3
value slows the turn off of the N-channel FET. Subsequent
overshoot when the FET is finally turned off can be as
much as 2?the supply voltage even with the snubber
circuit. Additional protection using a transient suppressor
may be needed to prevent exceeding the maximum supply
voltage rating.
Supply Reversal Protection
A variety of conditions on V
OUT
+ and V
OUT
may result in
supply reversal. To protect devices connected to V
OUT
+
and V
OUT
protection diodes should be used. 1N4001
diodes can be used for most aplications. Connection of
these diodes (D1, D2) are shown in the front page Typical
Application.
相关PDF资料 |
PDF描述 |
|---|---|
| RW-1209S | CONV DC/DC 3W 9-18VIN 09VOUT |
| MAX1806EUA08+T | IC REG LDO 0.8V/ADJ .5A 8-UMAX |
| FSFR1700HS | IC FPS HALF BRIDGE RES CONV 9SIP |
| TC2H206K035LBSB0900 | MODULE CAP TANT 20UF 10% 35V |
| VE-J50-CW-B1 | CONVERTER MOD DC/DC 5V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LT4220IGN | 功能描述:IC CTLR HOTSWAP DUAL 16-SSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:100 系列:- 类型:热插拔开关 应用:通用 内部开关:是 电流限制:可调 电源电压:9 V ~ 13.2 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP（3x3） 包装:管件 |
| LT4220IGN#PBF | 功能描述:IC CTLR HOTSWAP DUAL 16-SSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:100 系列:- 类型:热插拔开关 应用:通用 内部开关:是 电流限制:可调 电源电压:9 V ~ 13.2 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP（3x3） 包装:管件 |
| LT4220IGN#TR | 功能描述:IC CTLR HOTSWAP DUAL 16-SSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:100 系列:- 类型:热插拔开关 应用:通用 内部开关:是 电流限制:可调 电源电压:9 V ~ 13.2 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP（3x3） 包装:管件 |
| LT4220IGN#TRPBF | 功能描述:IC CTLR HOTSWAP DUAL 16-SSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:119 系列:- 类型:热交换控制器 应用:通用型，PCI Express? 内部开关:无 电流限制:- 电源电压:3.3V，12V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:80-TQFP 供应商设备封装:80-TQFP（12x12） 包装:托盘 产品目录页面:1423 (CN2011-ZH PDF) |
| LT4239 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:TRANSISTOR | BJT | NPN | TO-129 |
发布紧急采购，3分钟左右您将得到回复。