- 您现在的位置：买卖IC网 > PDF目录19938 > LT4256-1CS8#TRPBF (Linear Technology)IC CTRLR HOTSWAP HV LATCH 8SOIC PDF资料下载
参数资料
| 型号： | LT4256-1CS8#TRPBF |
| 厂商： | Linear Technology |
| 文件页数： | 6/16页 |
| 文件大小： | 213K |
| 描述： | IC CTRLR HOTSWAP HV LATCH 8SOIC |
| 标准包装： | 2,500 |
| 类型： | 热交换控制器 |
| 应用： | 通用 |
| 内部开关： | 无 |
| 电源电压： | 10.8 V ~ 80 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SOIC |
| 包装： | 带卷 (TR) |
LT4256-1/LT4256-2
6
425612fa
PI FU CTIO S
U
U
UV (Pin 1): Undervoltage Sense. UV is an input that
enables the output voltage. When UV is driven above 4V,
GATE will start charging and the output turns on. When
UV goes below 3.6V, GATE discharges and the output
shuts off.
Pulsing UV low for a minimum of 5祍 after a current limit
fault cycle resets the fault latch (LT4256-1) and allows the
part to turn back on. This command is only accepted after
TIMER has discharged below 0.65V. To disable UV sens-
ing, connect UV to a voltage beween 5V and 44V.
FB (Pin 2): Power Good Comparator Input. FB monitors
the output voltage through an external resistive divider.
When the voltage on FB is lower than the high-to-low
threshold of 3.99V, PWRGD is pulled low and released
when FB is pulled above the 4.45V low-to-high threshold.
The voltage present on FB affects foldback current limit
(see Figure 7 and related discussion).
PWRGD (Pin 3): Power Good Output. PWRGD is pulled
low whenever the voltage on FB falls below the 3.99V high-
to-low threshold voltage. It goes into a high impedance
state when the voltage on FB exceeds the low-to-high
threshold voltage. An external pull-up resistor can pull
PWRGD to a voltage higher or lower than V
CC
.
GND (Pin 4): Device Ground. This pin must be tied to a
ground plane for best performance.
TIMER (Pin 5): Timing Input. An external timing capacitor
from TIMER to GND programs the maximum time the part
is allowed to remain in current limit. When the part goes
into current limit, a 105礎 pull-up current source starts to
charge the timing capacitor. When the voltage on TIMER
reaches 4.65V (typ), GATE pulls low; the TIMER pull-up
current will be turned off and the capacitor is discharged
by a 3礎 pull-down current. When TIMER falls below 0.65V
(typ), GATE turns on again for the LT4256-2. UV must be
cycled low after TIMER has discharged below 0.65V (typ)
to reset the LT4256-1. If UV is not cycled low (LT4256-1),
GATE remains latched off and TIMER is discharged to near
GND. Under an output short-circuit condition, the
LT4256-2 cycles on and off with a 3% duty cycle.
GATE (Pin 6): High Side Gate Drive for the External N-
Channel MOSFET. An internal charge pump guarantees at
least 10V of gate drive for V
CC
supply voltages above 20V
and 4.5V of gate drive for V
CC
supply voltages between
10.8V and 20V. The rising slope of the voltage on GATE is
set by an external capacitor connected from GATE to GND
and an internal 32礎 pull-up current source from the
charge pump output.
If the current limit is reached, the GATE voltage is adjusted
to maintain a constant voltage across the sense resistor
while the timing capacitor starts to charge. If the TIMER
voltage ever exceeds 4.65V, GATE is pulled low.
GATE is also pulled to GND whenever UV is pulled low, the
V
CC
supply voltage drops below the externally programmed
undervoltage threshold, or V
CC
drops below the internal
UVLO threshold (9.8V).
GATE is clamped internally to a maximum voltage of 11.6V
(typ) above V
CC
under normal operating conditions. Driv-
ing this pin beyond the clamp voltage may damage the
part. A Zener diode is needed between the gate and source
of the external MOSFET to protect its gate oxide under
instantaneous short-circuit conditions. See Applications
Information.
SENSE (Pin 7): Current Limit Sense Input. A sense
resistor is placed in the supply path between V
CC
and
SENSE. The current limit circuit regulates the voltage
across the sense resistor (V
CC
SENSE) to 55mV while in
current limit when FB is 2V or higher. If FB drops below
2V, the regulated voltage across the sense resistor de-
creases linearly to 14mV when FB is 0V.
To defeat current limit, connect SENSE to V
CC
.
V
CC
(Pin 8): Input Supply Voltage. The positive supply
input ranges from 10.8V to 80V for normal operation.
I
CC
is typically 1.8mA. An internal circuit disables the
LT4256-1/LT4256-2 for inputs less than 9.8V (typ).
相关PDF资料 |
PDF描述 |
|---|---|
| T86C106K016EBAL | CAP TANT 10UF 16V 10% 2312 |
| VE-21F-CX | CONVERTER MOD DC/DC 72V 75W |
| RZB75DHHN | CONN EDGE DUAL .050 DIP 150 POS |
| LTC4211CS8#TR | IC CONTROLLER HOT SWAP 8-SOIC |
| EBC40DRXH | CONN EDGE DUAL .100 DIP 80POS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LT4256-1IS8 | 功能描述:IC CTRLR HOTSWAP HV LATCH 8SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 标准包装:50 系列:- 类型:热交换控制器 应用:-48V 远程电力系统，AdvancedTCA ? 系统，高可用性 内部开关:无 电流限制:可调 电源电压:11.5 V ~ 14.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:10-TFSOP，10-MSOP（0.118"，3.00mm 宽） 供应商设备封装:10-MSOP 包装:管件 |
| LT4256-1IS8#PBF | 功能描述:IC CTLR HOTSWAP HV LATCH 8SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:119 系列:- 类型:热交换控制器 应用:通用型，PCI Express? 内部开关:无 电流限制:- 电源电压:3.3V，12V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:80-TQFP 供应商设备封装:80-TQFP（12x12） 包装:托盘 产品目录页面:1423 (CN2011-ZH PDF) |
| LT4256-1IS8#TR | 功能描述:IC CTRLR HOTSWAP HV LATCH 8SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 标准包装:50 系列:- 类型:热交换控制器 应用:-48V 远程电力系统，AdvancedTCA ? 系统，高可用性 内部开关:无 电流限制:可调 电源电压:11.5 V ~ 14.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:10-TFSOP，10-MSOP（0.118"，3.00mm 宽） 供应商设备封装:10-MSOP 包装:管件 |
| LT4256-1IS8#TRPBF | 功能描述:IC CTRLR HOTSWAP HV LATCH 8SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 标准包装:50 系列:- 类型:热交换控制器 应用:-48V 远程电力系统，AdvancedTCA ? 系统，高可用性 内部开关:无 电流限制:可调 电源电压:11.5 V ~ 14.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:10-TFSOP，10-MSOP（0.118"，3.00mm 宽） 供应商设备封装:10-MSOP 包装:管件 |
| LT4256-2 | 制造商:LINER 制造商全称:Linear Technology 功能描述:Positive High Voltage Hot Swap Controllers |
发布紧急采购，3分钟左右您将得到回复。