参数资料
型号: LTC1042CN8#PBF
厂商: Linear Technology
文件页数: 4/8页
文件大小: 0K
描述: IC CMOS COMPARATOR WINDOW 8DIP
标准包装: 50
系列: LTCMOS™
类型: 窗口
元件数: 1
输出类型: TTL
电压 - 电源,单路/双路(±): 2.8 V ~ 16 V
电流 - 输入偏压(最小值): 300pA @ ±5V
电流 - 静态(最大值): 3mA
工作温度: -40°C ~ 85°C
封装/外壳: 8-DIP(0.300",7.62mm)
安装类型: 通孔
包装: 管件
产品目录页面: 1324 (CN2011-ZH PDF)
4
LTC1042
1042fa
APPLICATIO S I FOR ATIO
WU
UU
The LTC1042 uses sampled data techniques to achieve its
unique characteristics. It consists of two comparators,
each of which has two differential inputs (Figure 1). When
the sum of the voltages on a comparator’s inputs is
positive, the output is high; when the sum is negative, the
output is low. The inputs are interconnected such that
when (CENTER – WIDTH/2) ≤ VIN ≤ (CENTER + WIDTH/2)
both comparator outputs are low. In this condition VIN is
within the window and the WITHIN WINDOW output is
high. When VIN > CENTER + WIDTH/2, VIN is above the
window and the ABOVE WINDOW output is high.
An important feature of the LTC1042 is the non-interaction
of the inputs. This means the center and width of the
window can be changed without one affecting the other.
Also note that the width of the window is set by a ground
referred signal WlDTH/2).
Strobing
An internal oscillator allows the LTC1042 to strobe itself.
The frequency of oscillation sets the sampling rate and is
set with an external RC network (see typical curve, OSC
frequency vs REXT, CEXT). To assure oscillation, under all
conditions, REXT must be between 100k and 10M.
There is no limit to the size of CEXT.
A sampling cycle is initiated on the positive going transi-
tion of the voltage on the OSC pin. When this voltage is
near the positive supply, a Schmitt trigger trips and
initiates the sampling cycle. A sampling cycle consists of
applying power to both comparators, sampling the inputs,
Figure 1. LTC1042 Block Diagram
storing the results in CMOS output latches and turning the
power off. This whole process takes approximately 80s.
During the 80s “active” time, the LTC1042 draws
typically 1.2mA (lS(ON)) at V+ = 5V. Because power is
consumed only during the “active” time, extremely low
average power consumption can be achieved at low sample
rates. For example, at a sample rate of 1 sample/second
the average power consumption is:
Power = (V+) (IS(AVG)) = 5V 1.2mA 80s/1sec
= 0.48W
At low sampling rates, REXT dominates the power con-
sumption. REXT consumes power continuously. The aver-
age voltage at the OSC pin is approximately V+/2. The
power consumed by REXT is:
P(REXT) = (V+/2)2REXT
Example: Assume REXT = 1M and V+ = 5V. Then:
P(REXT) = (2.5)2/1M = 6.25W
This is more than ten times the typical power consumed by
the LTC1042 at V+ = 5V and 1 sample/second. Where
power is a premium, REXT should be made as large as
possible. Note that the power dissipated by REXT is not a
function of the sampling frequency or CEXT.
If high sampling rates are needed and power consumption
is of secondary importance, a convenient way to get the
maximum possible sampling rate is to make REXT = 100k
and CEXT = 0. The sampling rate, set by the LTC1042’s
active time, will nominally be ≈ 10kHz.
(A)
(B)
LTC1042 AI01
GND
WIDTH/2
WINDOW
CENTER
(VIN)
VIN
(WINDOW
CENTER)
POWER ON
POWER OFF
WITHIN WINDOW
80s
4
+
COMP B
4
ABOVE WINDOW
(BELOW WINDOW)
OSC
+
COMP A
V+
0V
INPUT VOLTAGE, VIN
VL
VU
WINDOW
CENTER
WITHIN
WINDOW
ABOVE
WINDOW
OUTPUT
VOL
TAGE
(V)
TIMING
GENERATOR
V+
2
8
1
6
3
5
4
7
–WIDTH/2
WIDTH/2
相关PDF资料
PDF描述
AD7549AQ IC DAC 12BIT DUAL LC2MOS 20-CDIP
LTC1540CMS8#PBF IC COMP NANOPOWER W/REF 8-MSOP
LTC2865IMSE#PBF IC TRANSCEIVER RS485 12-MSOP
AD7548KN IC DAC 12BIT MONO LC2MOS 20-DIP
LTC1440IS8#PBF IC COMP W/REF LP SINGLE 8-SOIC
相关代理商/技术参数
参数描述
LTC1042M 制造商:LINER 制造商全称:Linear Technology 功能描述:Window Comparator
LTC1042MJ8 制造商:Linear Technology 功能描述:Comparator Single 16V 8-Pin CDIP
LTC1043 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual Precision Instrumentation Switched Capacitor Building Block
LTC1043_09 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual Precision Instrumentation Switched Capacitor Building Block
LTC1043C 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual Precision Intrumentation Switched-Capacitor Building Block