- 您现在的位置：买卖IC网 > PDF目录13207 > LTC1043CN#PBF (Linear Technology)IC BUILDNG BLK SW-CAP DUAL 18DIP PDF资料下载
参数资料
| 型号： | LTC1043CN#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 6/16页 |
| 文件大小： | 0K |
| 描述： | IC BUILDNG BLK SW-CAP DUAL 18DIP |
| 标准包装： | 20 |
| 应用： | 仪表 |
| 输入电压： | 3 V ~ 18 V |
| 输出数： | 2 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 通孔 |
| 封装/外壳： | 18-DIP（0.300"，7.62mm） |
| 供应商设备封装： | 18-DIP |
| 包装： | 管件 |
| 产品目录页面： | 1356 (CN2011-ZH PDF) |
LTC1043
APPLICATIO S I FOR ATIO
shorting Pins 7 and 13 and by observing, with a precision
DVM, the change of the voltage across C H with respect to
an input CM voltage variation. During the sampling and
holding mode, charges are being transferred and minute
voltage transients will appear across the holding capaci-
tor. Although the R ON on the switches is low enough to
allow fast settling, as the sampling frequency increases,
the rate of charge transfer increases and the average
voltage measured with a DVM across it will increase
proportionally; this causes the CMRR of the sampled data
system, as seen by a “continuous” instrument (DVM), to
decrease (Figure 2).
Switch Charge Injection
Figure 3 shows one out of the eight switches of the
LTC1043, configured as a basic sample-and-hold circuit.
When the switch opens, a ‘‘hold step’’ is observed and its
magnitude depends on the value of the input voltage.
Figure 4 shows charge injected into the hold capacitor. For
instance, a 2pCb of charge injected into a 0.01 μ F capacitor
causes a 200 μ V hold step. As shown in Figure 4, there is
a predictable and repeatable charge injection cancellation
when the input voltage is close to half the supply voltage
of the LTC1043. This is a unique feature of this product,
containing charge-balanced switches fabricated with a
self-aligning gate CMOS process. Any switch of the
LTC1043, when powered with symmetrical dual supplies,
will sample-and-hold small signals around ground with-
out any significant error.
140
Shielding the Sampling Capacitor for Very High CMRR
Internal or external parasitic capacitors from the C + pin(s)
to ground affect the CMRR of the LTC1043 (Figure 1).
The common mode error due to the internal junction
capacitances of the C + Pin(s) 2 and 11 is cancelled through
internal circuitry. The C + pin, therefore, should be used as
the top plate of the sampling capacitor. The interpin
capacitance between pin 2 and dummy Pin 1 (11 and 10)
appears in parallel with the sampling capacitor so it does
not degrade the CMRR. A shield placed underneath
the sampling capacitor and connected to either Pin 1 or 3
helps to boost the CMRR in excess of 120dB (Figure 5).
Excessive external parasitic capacitance between the C –
pins and ground indirectly degrades CMRR; this becomes
visible especially when the LTC1043 is used with clock
frequencies above 2kHz. Because of this, if a shield is
used, the parasitic capacitance between the shield and
circuit ground should be minimized.
It is recommended that the outer plate of the sampling
capacitor be connected to the C – pin(s).
Input Pins, SCR Sensitivity
An internal 60 ? resistor is connected in series with the
input of the switches (Pins 5, 6, 7, 8, 13, 14, 15, 18) and
it is included in the R ON specification. When the input
voltage exceeds the power supply by a diode drop, current
will flow into the input pin(s). The LTC1043 will not latch
until the input current reaches 2mA–3mA. The device will
120
C S = C H = 1 μ F
5V
C S = 1 μ F, C ZH = 0.1 μ F
2
6
+
100
1/8 LTC1043
1/2 LTC1013
V OUT
80
V IN
1000pF
–
–5V
60
40
V +
SAMPLE
HOLD TO PIN 16
0V
LTC1043 ? AI03
20
100
1k
10k
100k
f OSC (Hz)
LTC1043 ? AI02
Figure 2. CMRR vs Sampling Frequency
Figure 3
1043fa
6
相关PDF资料 |
PDF描述 |
|---|---|
| HSC08DRTI-S734 | CONN EDGECARD 16POS DIP .100 SLD |
| VI-BN1-EV-S | CONVERTER MOD DC/DC 12V 150W |
| URS1V221MPD | CAP ALUM 220UF 35V 20% RADIAL |
| VE-JTZ-CY-S | CONVERTER MOD DC/DC 2V 20W |
| VI-2NW-EW-S | CONVERTER MOD DC/DC 5.5V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC1043CS | 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual Precision Intrumentation Switched-Capacitor Building Block |
| LTC1043CSW | 功能描述:IC BUILDNG BLK SW-CAP DUAL18SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| LTC1043CSW#PBF | 功能描述:IC BUILDNG BLK SW-CAP DUAL18SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:2,000 系列:- 应用:控制器，DSP 输入电压:4.5 V ~ 25 V 输出数:2 输出电压:最低可调至 1.2V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:30-TFSOP（0.173"，4.40mm 宽） 供应商设备封装:30-TSSOP 包装:带卷 (TR) |
| LTC1043CSW#PBF | 制造商:Linear Technology 功能描述:Special Function IC |
| LTC1043CSW#TR | 功能描述:IC BUILDING BLK INST DUAL 18SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。