- 您现在的位置：买卖IC网 > PDF目录10322 > LTC1196-1ACS8 (Linear Technology)IC A/DCONV 8BIT 1MHZ SAMPL 8SOIC PDF资料下载
参数资料
| 型号： | LTC1196-1ACS8 |
| 厂商： | Linear Technology |
| 文件页数： | 11/28页 |
| 文件大小： | 0K |
| 描述： | IC A/DCONV 8BIT 1MHZ SAMPL 8SOIC |
| 标准包装： | 100 |
| 位数： | 8 |
| 采样率（每秒）： | 1M |
| 数据接口： | 串行 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 50mW |
| 电压电源： | 单电源 |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SOIC |
| 包装： | 管件 |
| 输入数目和类型： | 1 个差分，单极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
LTC1196/LTC1198
19
119698fb
APPLICATIONS INFORMATION
Single-Ended Inputs
The sample-and-hold of the LTC1198 allows conversion
of rapidly varying signals. The input voltage is sampled
during the tSMPL time as shown in Figure 7. The sampling
interval begins as the bit preceding the rst dummy bit
is shifted in and continues until the falling CLK edge after
the second dummy bit is received. On this falling edge, the
S&H goes into hold mode and the conversion begins.
Differential Inputs
With differential inputs, the ADC no longer converts just a
single voltage but rather the difference between two volt-
ages. In this case, the voltage on the selected “+” input
is still sampled and held and therefore may be rapidly
time varying just as in single-ended mode. However, the
voltage on the selected “–” input must remain constant
and be free of noise and ripple throughout the conversion
time. Otherwise, the differencing operation may not be
performed accurately. The conversion time is 8.5 CLK
cycles. Therefore, a change in the “–” input voltage during
this interval can cause conversion errors. For a sinusoidal
voltage on the “–” input, this error would be:
VERROR(MAX) = VPEAK 2 π f(–) 8.5/fCLK
where f(“–”) is the frequency of the “–” input voltage, VPEAK
is its peak amplitude and fCLK is the frequency of the CLK.
VERROR is proportional to f(–) and inversely proportional
to fCLK. For a 60Hz signal on the “–” input to generate a
1/4LSB error (5mV) with the converter running at CLK =
12MHz, its peak value would have to be 18.7V.
ANALOG INPUTS
Because of the capacitive redistribution A/D conversion
techniques used, the analog inputs of the LTC1196/LTC1198
have one capacitive switching input current spike per
conversion. These current spikes settle quickly and do
not cause a problem. However, if source resistances larger
than 100Ω are used or if slow settling op amps drive the
inputs, care must be taken to insure that the transients
caused by the current spikes settle completely before the
conversion begins.
“+” Input Settling
The input capacitor of the LTC1196 is switched onto
“+” input at the end of the conversion and samples the
input signal until the conversion begins (see Figure 1).
The input capacitor of the LTC1198 is switched onto “+”
input during the sample phase (tSMPL, see Figure 7). The
sample phase is 2.5 CLK cycles before conversion starts.
The voltage on the “+” input must settle completely within
tSMPL for the LTC1196/LTC1198. Minimizing RSOURCE+
will improve the input settling time. If a large “+” input
source resistance must be used, the sample time can be
increased by allowing more time between conversions
for the LTC1196 or by using a slower CLK frequency for
the LTC1198.
“–” Input Settling
At the end of the tSMPL, the input capacitor switches to the
“–” input and conversion starts (see Figures 1 and 7). During
the conversion, the “+” input voltage is effectively “held”
by the sample-and-hold and will not affect the conversion
result. However, it is critical that the “–” input voltage settle
completely during the rst CLK cycle of the conversion time
and be free of noise. Minimizing RSOURCE– will improve
settling time. If a large “–” input source resistance must
be used, the time allowed for settling can be extended by
using a slower CLK frequency.
Input Op Amps
When driving the analog inputs with an op amp it is im-
portant that the op amp settle within the allowed time (see
Figures 1 and 7). Again, the “+” and “–” input sampling
times can be extended as described above to accommodate
slower op amps.
To achieve the full sampling rate, the analog input should
be driven with a low impedance source (<100Ω) or a
high speed op amp (e.g., the LT1223, LT1191 or LT1226).
Higher impedance sources or slower op amps can easily
be accommodated by allowing more time for the analog
input to settle as described above.
相关PDF资料 |
PDF描述 |
|---|---|
| VE-B7N-MW-S | CONVERTER MOD DC/DC 18.5V 100W |
| VI-21J-IU-S | CONVERTER MOD DC/DC 36V 200W |
| VE-B7M-MW-S | CONVERTER MOD DC/DC 10V 100W |
| AD9609BCPZRL7-20 | IC ADC 10BIT SPI/SRL 20M 32LFCSP |
| VE-B7K-MW-S | CONVERTER MOD DC/DC 40V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC1196-1ACS8#PBF | 功能描述:IC A/DCONV 8BIT 1MHZ SAMPL 8SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| LTC1196-1ACS8#TR | 功能描述:IC ADC 8BIT 1MHZ SHUTDOWN 8SOIC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| LTC1196-1ACS8#TRPBF | 功能描述:IC A/DCONV 8BIT 1MHZ SAMPL 8SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| LTC1196-1ACS8-PBF | 制造商:LINER 制造商全称:Linear Technology 功能描述:8-Bit, SO-8, 1Msps ADCs with Auto-Shutdown Options |
| LTC1196-1ACS8-TRPBF | 制造商:LINER 制造商全称:Linear Technology 功能描述:8-Bit, SO-8, 1Msps ADCs with Auto-Shutdown Options |
发布紧急采购，3分钟左右您将得到回复。