- 您现在的位置：买卖IC网 > PDF目录13074 > LTC1530CS8#TR (Linear Technology)IC SW REG CTRLR SYNC HIPWR 8SOIC PDF资料下载
参数资料
| 型号： | LTC1530CS8#TR |
| 厂商： | Linear Technology |
| 文件页数： | 16/24页 |
| 文件大小： | 0K |
| 描述： | IC SW REG CTRLR SYNC HIPWR 8SOIC |
| 标准包装： | 2,500 |
| 应用： | 控制器，Intel Pentium? II，AMD-K6?-2 |
| 输入电压： | 3.75 V ~ 13.2 V |
| 输出数： | 1 |
| 输出电压： | 1.3 V ~ 3.5 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SOIC |
| 包装： | 带卷 (TR) |
LTC1530
APPLICATIO S I FOR ATIO
Table 3. Suggested Compensation Network for a 5V Input
Application Using Multiple Paralleled 1500 μ F SANYO MV-GX
Output Capacitors for 2.5V Output
L O ( μ H) C O ( μ F) R C (k ? ) C C ( μ F) C1 (pF)
After achieving a satisfactory power path layout, pro-
ceed with the control circuitry layout. It is much easier
to find routes for the relatively small traces in the
control circuits than it is to find circuitous routes for
1
1
1
2.7
2.7
2.7
5.6
5.6
5.6
4500
6000
9000
4500
6000
9000
4500
6000
9000
3
4
6
8.2
11
16
16
22
33
0.022
0.022
0.022
0.022
0.01
0.01
0.01
0.01
0.01
470
330
220
150
100
100
100
68
47
high current paths.
2. Tie the GND pin to the ground plane at a single point,
preferably at a fairly quiet point in the circuit, such as the
bottom of the output capacitors. However, this is not
always practical due to physical constraints. Connect
the low side source to the input capacitor ground.
Connect the input and output capacitor to the ground
plane. Run a separate trace for the low side FET source
to the input capacitors. Do not tie this single point
Note: For different values of V OUT , multiply the R C value by V OUT /2.5 and
multiply the C C and C1 values by 2.5/V OUT . This maintains the same
crossover frequency for the closed-loop transfer function.
Thermal Considerations
Limit the LTC1530’s junction temperature to less than
125 ° C. The LTC1530’s SO-8 package is rated at 130 ° C/W
and care must be taken to ensure that the worst-case input
voltage and gate drive load current requirements do not
cause excessive die temperatures. Short-circuit or fault
conditions may activate the internal thermal shutdown
circuit.
LAYOUT CONSIDERATIONS
When laying out the printed circuit board (PCB), the
following checklist should be used to ensure proper
operation of the LTC1530. These items are illustrated
graphically in the layout diagram of Figure 9. The thicker
lines show the high current power paths. Note that at 10A
current levels or above, current density in the PCB itself is
a serious concern. Traces carrying high current should be
as wide as possible. For example, a PCB fabricated with
2oz copper requires a minimum trace width of 0.15" to
carry 10A, and only if trace length is kept short.
1. In general, begin the layout with the location of the
power devices. Orient the power circuitry so that a
clean power flow path is achieved. Maximize conduc-
tor widths but minimize conductor lengths. Keep high
current connections on one side of the PCB if possible.
If not, minimize the use of vias and keep the current
density in the vias to <1A/via, preferably < 0.5A/via.
ground in the trace run between the low side FET source
and the input capacitor ground. This area of the ground
plane is very noisy.
3. Locate the small signal resistor and capacitors used for
frequency compensation close to the COMP pin. Use a
separate ground trace for these components that ties
directly to the GND pin of the LTC1530. Do not connect
these components to the ground plane!
4. Place the PV CC decoupling capacitor as close to the
LTC1530 as possible. The 10 μ F bypass capacitor shown
at PV CC helps provide optimum regulation performance
by minimizing ripple at the PV CC pin.
5. Connect the (+) plate of C IN as close as possible to the
drain of the upper MOSFET. LTC recommends an
additional 1 μ F low ESR ceramic capacitor between V IN
and power ground.
6. The V SENSE /V OUT pin is very sensitive to pickup from the
switching node. Care must be taken to isolate this pin
from capacitive coupling to the high current inductor
switching signals. A 0.1 μ F is recommended between
the V OUT pin and the GND pin directly at the LTC1530 for
fixed voltage versions. For the adjustable voltage ver-
sion, keep the resistor divider close to the LTC1530.
The bottom resistor’s ground connection should tie
directly to the LTC1530’s GND pin.
7. Kelvin sense I MAX and I FB at the drain and source pins
of Q1.
8. Minimize the length of the gate lead connections.
1530fa
16
相关PDF资料 |
PDF描述 |
|---|---|
| C0603X7R1C472K | CAP CER 4700PF 16V 10% X7R 0201 |
| VI-J5J-EZ-B1 | CONVERTER MOD DC/DC 36V 25W |
| LTC1430CN8 | IC SW REG CNTRLR STEP-DWN 8-DIP |
| ESC12DRTN-S734 | CONN EDGECARD 24POS DIP .100 SLD |
| MIC9131YQS | IC CTRLR DC-DC PWM HV HS 16-QSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC1530IS8 | 功能描述:IC SW REG CNTRLR SYNC ADJ 8-SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| LTC1530IS8#PBF | 功能描述:IC SW REG CNTRLR SYNC ADJ 8-SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| LTC1530IS8#TR | 功能描述:IC SW REG CTRLR SYNC HIPWR 8SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| LTC1530IS8#TRPBF | 功能描述:IC SW REG CNTRLR SYNC ADJ 8-SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| LTC1530IS8-1.9 | 功能描述:IC SW REG CNTRLR SYNC 1.9V 8SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。