- 您现在的位置：买卖IC网 > PDF目录1828 > LTC1929IG-PG#TR (Linear Technology)IC REG CTRLR BUCK PWM CM 28-SSOP PDF资料下载
参数资料
| 型号： | LTC1929IG-PG#TR |
| 厂商： | Linear Technology |
| 文件页数： | 23/28页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BUCK PWM CM 28-SSOP |
| 标准包装： | 2,000 |
| PWM 型： | 电流模式 |
| 输出数： | 1 |
| 频率 - 最大： | 360kHz |
| 占空比： | 99.5% |
| 电源电压： | 4 V ~ 36 V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 28-SSOP（0.209"，5.30mm 宽） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页当前第23页第24页第25页第26页第27页第28页
LTC1929/LTC1929-PG
APPLICATIO S I FOR ATIO
( )
? I COUT =
V OUT
? I COUTMAX =
( ) ( )
continuous mode will be highest at the maximum input
voltage since the duty factor is < 50%. The maximum
output current ripple is:
0 . 3 at 33 % D F
fL
1 . 8 V
0 . 3
300 kHz 1 . 5 μ H
= 1 . 2 A RMS
V OUTRIPPLE = 20 m ? ( 1 . 2 A RMS ) = 24 mV RMS
PC Board Layout Checklist
When laying out the printed circuit board, the following
checklist should be used to ensure proper operation of the
LTC1929. These items are also illustrated graphically in
the layout diagram of Figure 11. Check the following in
your layout:
1) Are the signal and power grounds segregated? The
LTC1929 signal ground pin should return to the (–) plate
of C OUT separately. The power ground returns to the
sources of the bottom N-channel MOSFETs, anodes of the
Schottky diodes, and (–) plates of C IN , which should have
as short lead lengths as possible.
2) Does the LTC1929 V OS+ pin connect to the (+) plate(s)
of C OUT ? Does the LTC1929 V OS– pin connect to the (–)
plate(s) of C OUT ? The resistive divider R1, R2 must be
connected between the V DIFFOUT and signal ground and
any feedforward capacitor across R1 should be as close as
possible to the LTC1929.
3) Are the SENSE – and SENSE + leads routed together with
minimum PC trace spacing? The filter capacitors between
SENSE + and SENSE – pin pairs should be as close as
possible to the LTC1929. Ensure accurate current sensing
with Kelvin connections.
4) Do the (+) plates of C IN connect to the drains of the
topside MOSFETs as closely as possible? This capacitor
provides the AC current to the MOSFETs. Keep the input
current path formed by the input capacitor, top and bottom
MOSFETs, and the Schottky diode on the same side of the
PC board in a tight loop to minimize conducted and
radiated EMI.
5) Is the INTV CC 1 μ F ceramic decoupling capacitor con-
nected closely between INTV CC and the power ground pin?
This capacitor carries the MOSFET driver peak currents. A
small value is used to allow placement immediately adja-
cent to the IC.
6) Keep the switching nodes, SW1 (SW2), away from
sensitive small-signal nodes. Ideally the switch nodes
should be placed at the furthest point from the LTC1929.
7) Use a low impedance source such as a logic gate to drive
the PLLIN pin and keep the lead as short as possible.
The diagram in Figure 9 illustrates all branch currents in
a 2-phase switching regulator. It becomes very clear after
studying the current waveforms why it is critical to keep
the high-switching-current paths to a small physical size.
High electric and magnetic fields will radiate from these
“loops” just as radio stations transmit signals. The out-
put capacitor ground should return to the negative termi-
nal of the input capacitor and not share a common
ground path with any switched current paths. The left half
of the circuit gives rise to the “noise” generated by a
switching regulator. The ground terminations of the
synchronous MOSFETs and Schottky diodes should re-
turn to the bottom plate(s) of the input capacitor(s) with
a short isolated PC trace since very high switched cur-
rents are present. A separate isolated path from the
bottom plate(s) of the input capacitor(s) should be used
to tie in the IC power ground pin (PGND) and the signal
ground pin (SGND). This technique keeps inherent sig-
nals generated by high current pulses from taking alter-
nate current paths that have finite impedances during the
total period of the switching regulator. External OPTI-
LOOP compensation allows overcompensation for PC
layouts which are not optimized but this is not the
recommended design procedure.
23
相关PDF资料 |
PDF描述 |
|---|---|
| LTC1960CG#TR | IC BATT CHRGR/SELECTR DUAL36SSOP |
| LTC1980EGN#TRPBF | IC PWM BATT CHARGER/CONV 24-SSOP |
| LTC1983ES6-5#TRM | IC REG SWITCHD CAP INV -5V SOT23 |
| LTC1986ES6#TRPBF | IC REG BOOST SWITCHED CAP SOT23 |
| LTC1998IS6#TRMPBF | IC DETECT VOLT PR LOBATT SOT23-6 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC1949ES8 | 制造商:Linear Technology 功能描述: |
| LTC1955EUH | 功能描述:IC INTERFACE DL SMART CARD 32QFN RoHS:否 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:2,450 系列:- 控制器类型:SPI 总线至 I²C 总线桥接 接口:I²C，串行，SPI 电源电压:2.4 V ~ 3.6 V 电流 - 电源:11mA 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:24-VFQFN 裸露焊盘 供应商设备封装:24-HVQFN（4x4） 包装:托盘 配用:568-3511-ND - DEMO BOARD SPI TO I2C 其它名称:935286452157SC18IS600IBSSC18IS600IBS-ND |
| LTC1955EUH#PBF | 功能描述:IC INTERFACE DL SMART CARD 32QFN RoHS:是 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:2,450 系列:- 控制器类型:SPI 总线至 I²C 总线桥接 接口:I²C，串行，SPI 电源电压:2.4 V ~ 3.6 V 电流 - 电源:11mA 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:24-VFQFN 裸露焊盘 供应商设备封装:24-HVQFN（4x4） 包装:托盘 配用:568-3511-ND - DEMO BOARD SPI TO I2C 其它名称:935286452157SC18IS600IBSSC18IS600IBS-ND |
| LTC1955EUH#TR | 功能描述:IC SMART CARD INTERFC DUAL 32QFN RoHS:否 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:2,450 系列:- 控制器类型:SPI 总线至 I²C 总线桥接 接口:I²C，串行，SPI 电源电压:2.4 V ~ 3.6 V 电流 - 电源:11mA 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:24-VFQFN 裸露焊盘 供应商设备封装:24-HVQFN（4x4） 包装:托盘 配用:568-3511-ND - DEMO BOARD SPI TO I2C 其它名称:935286452157SC18IS600IBSSC18IS600IBS-ND |
| LTC1955EUH#TRPBF | 功能描述:IC INTERFACE DL SMART CARD 32QFN RoHS:是 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:2,450 系列:- 控制器类型:SPI 总线至 I²C 总线桥接 接口:I²C，串行，SPI 电源电压:2.4 V ~ 3.6 V 电流 - 电源:11mA 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:24-VFQFN 裸露焊盘 供应商设备封装:24-HVQFN（4x4） 包装:托盘 配用:568-3511-ND - DEMO BOARD SPI TO I2C 其它名称:935286452157SC18IS600IBSSC18IS600IBS-ND |
发布紧急采购，3分钟左右您将得到回复。