- 您现在的位置：买卖IC网 > PDF目录10062 > LTC2206IUK-14#TRPBF (Linear Technology)IC ADC 14-BIT 80MSPS 48-QFN PDF资料下载
参数资料
| 型号： | LTC2206IUK-14#TRPBF |
| 厂商： | Linear Technology |
| 文件页数： | 9/32页 |
| 文件大小： | 0K |
| 描述： | IC ADC 14-BIT 80MSPS 48-QFN |
| 标准包装： | 2,000 |
| 位数： | 14 |
| 采样率（每秒）： | 80M |
| 数据接口： | 并联 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 875mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-WFQFN 裸露焊盘 |
| 供应商设备封装： | 48-QFN-EP（7x7） |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 1 个差分 |
| 配用： | DC890B-ND - BOARD USB DATA COLLECTION |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
LTC2207-14/LTC2206-14
17
220714614fc
CONVERTER OPERATION
The LTC2207-14/LTC2206-14 are CMOS pipelined
multistep converters with a front-end PGA. As
shown in Figure 1, the converter has ve pipelined
ADC stages; a sampled analog input will result in
a digitized value seven clock cycles later (see the
Timing Diagram section). The analog input is differential for
improved common mode noise immunity and to maximize
the input range. Additionally, the differential input drive
will reduce even order harmonics of the sample and hold
circuit. The encode input is also differential for improved
common mode noise immunity.
The LTC2207-14/LTC2206-14 have two phases of
operation, determined by the state of the differential
ENC+/ENC– input pins. For brevity, the text will refer to
ENC+ greater than ENC– as ENC high and ENC+ less than
ENC– as ENC low.
Each pipelined stage shown in Figure 1 contains an ADC,
a reconstruction DAC and an interstage amplier. In
operation, the ADC quantizes the input to the stage and
the quantized value is subtracted from the input by the
DAC to produce a residue. The residue is amplied and
output by the residue amplier. Successive stages oper-
ate out-of-phase so that when odd stages are outputting
their residue, the even stages are acquiring that residue
and vice versa.
When ENC is low, the analog input is sampled differen-
tially directly onto the input sample-and-hold capacitors,
inside the “input S/H” shown in the Block Diagram. At the
instant that ENC transitions from low to high, the voltage
on the sample capacitors is held. While ENC is high, the
held input voltage is buffered by the S/H amplier which
drives the rst pipelined ADC stage. The rst stage acquires
the output of the S/H amplier during the high phase of
ENC. When ENC goes back low, the rst stage produces
its residue which is acquired by the second stage. At the
same time, the input S/H goes back to acquiring the analog
input. When ENC goes high, the second stage produces
its residue which is acquired by the third stage. An iden-
tical process is repeated for the third and fourth stages,
resulting in a fourth stage residue that is sent to the fth
stage for nal evaluation.
Each ADC stage following the rst has additional range to
accommodate ash and amplier offset errors. Results
from all of the ADC stages are digitally delayed such that
the results can be properly combined in the correction
logic before being sent to the output buffer.
APPLICATIONS INFORMATION
相关PDF资料 |
PDF描述 |
|---|---|
| VE-J04-MX-S | CONVERTER MOD DC/DC 48V 75W |
| VI-B6L-MW-F3 | CONVERTER MOD DC/DC 28V 100W |
| VE-J03-MX-S | CONVERTER MOD DC/DC 24V 75W |
| IDT72V215L10TFG | IC FIFO SYNC 512X18 10NS 64STQFP |
| MS3100E16S-1P | CONN RCPT 7POS WALL MNT W/PINS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC2206UK | 制造商:LINER 制造商全称:Linear Technology 功能描述:16-Bit, 105Msps/80Msps ADCs |
| LTC2206UK-14 | 制造商:LINER 制造商全称:Linear Technology 功能描述:14-Bit, 105Msps/80Msps ADCs |
| LTC2207 | 制造商:LINER 制造商全称:Linear Technology 功能描述:16-Bit, 20Msps Low Power ADC |
| LTC2207-14 | 制造商:LINER 制造商全称:Linear Technology 功能描述:14-Bit, 105Msps/80Msps ADCs |
| LTC2207CUK | 制造商:Linear Technology 功能描述:ADC Single Pipelined 105Msps 16-bit Parallel 48-Pin QFN EP |
发布紧急采购，3分钟左右您将得到回复。