- 您现在的位置：买卖IC网 > PDF目录39414 > LTC2207UK-14#PBF (LINEAR TECHNOLOGY CORP) PROPRIETARY METHOD ADC, PQCC48 PDF资料下载
参数资料
| 型号： | LTC2207UK-14#PBF |
| 厂商： | LINEAR TECHNOLOGY CORP |
| 元件分类： | ADC |
| 英文描述： | PROPRIETARY METHOD ADC, PQCC48 |
| 封装： | 7 X 7 MM, LEAD FREE, PLASTIC, MO-220WKKD-2, QFN-48 |
| 文件页数： | 6/32页 |
| 文件大小： | 1307K |
| 代理商： | LTC2207UK-14#PBF |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
LTC2207-14/LTC2206-14
14
220714614fa
SENSE (Pin 1): Reference Mode Select and External
Reference Input. Tie SENSE to VDD to select the internal
2.5V bandgap reference. An external reference of 2.5V or
1.25V may be used; both reference values will set a full
scale ADC range of 2.25V (PGA = 0).
VCM(Pin2):1.25VOutput.Optimumvoltageforinputcom-
mon mode. Must be bypassed to ground with a minimum
of 2.2F. Ceramic chip capacitors are recommended.
VDD (Pins 3, 4, 12, 13, 14): 3.3V Analog Supply Pin.
Bypass to GND with 0.1F ceramic chip capacitors.
GND (Pins 5, 8, 11, 15, 48): ADC Power Ground.
AIN
+ (Pin 6): Positive Differential Analog Input.
AIN
– (Pin 7): Negative Differential Analog Input.
ENC+ (Pin 9): Positive Differential Encode Input. The
sampled analog input is held on the rising edge of ENC+.
Internally biased to 1.6V through a 6.2k
Ω resistor. Output
data can be latched on the rising edge of ENC+.
ENC– (Pin 10): Negative Differential Encode Input. The
sampled analog input is held on the falling edge of ENC–.
Internally biased to 1.6V through a 6.2k
Ω resistor. By-
pass to ground with a 0.1F capacitor for a single-ended
Encode signal.
SHDN (Pin 16): Power Shutdown Pin. SHDN = low results
in normal operation. SHDN = high results in powered
down analog circuitry and the digital outputs are placed
in a high impedance state.
DITH (Pin 17): Internal Dither Enable Pin. DITH = low
disables internal dither. DITH = high enables internal
dither. Refer to Internal Dither section of this data sheet
for details on dither operation.
NC (Pins 18, 19): No Connect.
D0-D13 (Pins 20-22, 26-28, 32-35 and 39-42): Digital
Outputs. D13 is the MSB.
OGND (Pins 23, 31 and 38): Output Driver Ground.
OVDD (Pins 24, 25, 36, 37): Positive Supply for the Output
Drivers. Bypass to ground with 0.1F capacitor.
CLKOUT– (Pin 29): Data Valid Output. CLKOUT– will toggle
at the sample rate. Latch the data on the falling edge of
CLKOUT–.
CLKOUT+ (Pin 30): Inverted Data Valid Output. CLKOUT+
will toggle at the sample rate. Latch the data on the rising
edge of CLKOUT+.
OF (Pin 43): Over/Under Flow Digital Output. OF is high
when an over or under ow has occurred.
OE (Pin 44): Output Enable Pin. Low enables the digital
output drivers. High puts digital outputs in Hi-Z state.
MODE (Pin 45): Output Format and Clock Duty Cycle
Stabilizer Selection Pin. Connecting MODE to 0V selects
offset binary output format and disables the clock duty
cycle stabilizer. Connecting MODE to 1/3VDD selects offset
binary output format and enables the clock duty cycle sta-
bilizer. Connecting MODE to 2/3VDDselects2’scomplement
output format and enables the clock duty cycle stabilizer.
Connecting MODE to VDD selects 2’s complement output
format and disables the clock duty cycle stabilizer.
RAND (Pin 46): Digital Output Randomization Selection
Pin. RAND low results in normal operation. RAND high
selects D1-D13 to be EXCLUSIVE-ORed with D0 (the
LSB). The output can be decoded by again applying an
XOR operation between the LSB and all other bits. This
mode of operation reduces the effects of digital output
interference.
PGA(Pin47):ProgrammableGainAmplierControlPin.Low
selects a front-end gain of 1, input range of 2.25VP-P. High
selects a front-end gain of 1.5, input range of 1.5VP-P.
GND (Exposed Pad, Pin 49): ADC Power Ground. The ex-
posed pad on the bottom of the package must be soldered
to ground.
PIN FUNCTIONS
相关PDF资料 |
PDF描述 |
|---|---|
| LTC2209IUP | 1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64 |
| LTC2215CUP | 1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64 |
| LTC2216CUP#TR | 1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64 |
| LTC2216IUP#TR | 1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64 |
| LTC2216IUP | 1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC2208 | 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual 14-Bit 250Msps |
| LTC2208-14 | 制造商:LINER 制造商全称:Linear Technology 功能描述:14-Bit, 130Msps ADC |
| LTC2208CUP | 制造商:Linear Technology 功能描述:IC ADC 16BIT 130MSPS 64-QFN |
| LTC2208CUP#PBF | 制造商:Linear Technology 功能描述:Single ADC Pipelined 130Msps 16-bit Parallel/LVDS 64-Pin QFN EP Cut Tape 制造商:Linear Technology 功能描述:IC ADC 16BIT 130MSPS 64-QFN 制造商:Linear Technology 功能描述:ADC 16BIT 3.3VIN 130MSPS 64QFN 制造商:Linear Technology 功能描述:ADC, 16BIT, 3.3VIN, 130MSPS, 64QFN 制造商:Linear Technology 功能描述:MS-ADC/High Speed, 16-bit, 130Msps ADC 制造商:Linear Technology 功能描述:IC, ADC, 16BIT, 130MSPS, QFN-64, Resolution (Bits):16bit, Sampling Rate:130MSPS, Supply Voltage Type:Single, Supply Voltage Min:3.135V, Supply Voltage Max:3.465V, Supply Current:380mA, Digital IC Case Style:QFN, No. of Pins:64 , RoHS Compliant: Yes |
| LTC2208CUP#PBF | 制造商:Linear Technology 功能描述:IC ADC 16BIT 130MSPS QFN-64 |
发布紧急采购，3分钟左右您将得到回复。