- 您现在的位置：买卖IC网 > PDF目录10068 > LTC2222IUK#TRPBF (Linear Technology)IC ADC 12BIT 105MSPS SAMPL 48QFN PDF资料下载
参数资料
| 型号： | LTC2222IUK#TRPBF |
| 厂商： | Linear Technology |
| 文件页数： | 9/28页 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT 105MSPS SAMPL 48QFN |
| 标准包装： | 2,000 |
| 位数： | 12 |
| 采样率（每秒）： | 105M |
| 数据接口： | 并联 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 535mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-WFQFN 裸露焊盘 |
| 供应商设备封装： | 48-QFN-EP（7x7） |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 1 个单端，双极; 1 个差分，双极 |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
LTC2222/LTC2223
17
22223fb
APPLICATIONS INFORMATION
During the sample phase when ENC is low, the transistors
connect the analog inputs to the sampling capacitors and
they charge to, and track the differential input voltage.
When ENC transitions from low to high, the sampled input
voltage is held on the sampling capacitors. During the
hold phase when ENC is high, the sampling capacitors are
disconnected from the input and the held voltage is passed
to the ADC core for processing. As ENC transitions from
high to low, the inputs are reconnected to the sampling
capacitors to acquire a new sample. Since the sampling
capacitors still hold the previous sample, a charging glitch
proportional to the change in voltage between samples will
be seen at this time. If the change between the last sample
and the new sample is small, the charging glitch seen at
the input will be small. If the input change is large, such
as the change seen with input frequencies near Nyquist,
then a larger charging glitch will be seen.
Single-Ended Input
For cost sensitive applications, the analog inputs can be
driven single-ended. With a single-ended input the har-
monic distortion and INL will degrade, but the SNR and
DNL will remain unchanged. For a single-ended input, AIN+
should be driven with the input signal and AIN– should be
connected to 1.6V or VCM.
Common Mode Bias
For optimal performance the analog inputs should be driven
differentially. Each input should swing ±0.5V for the 2V
range or ±0.25V for the 1V range, around a common mode
voltage of 1.6V. The VCM output pin (Pin 44) may be used
to provide the common mode bias level. VCM can be tied
directly to the center tap of a transformer to set the DC
input level or as a reference level to an op amp differential
driver circuit. The VCM pin must be bypassed to ground
close to the ADC with a 2.2μF or greater capacitor.
Input Drive Impedance
As with all high performance, high speed ADCs, the
dynamic performance of the LTC2222/LTC2223 can be
inuenced by the input drive circuitry, particularly the
second and third harmonics. Source impedance and in-
put reactance can inuence SFDR. At the falling edge of
ENC, the sample-and-hold circuit will connect the 1.6pF
sampling capacitor to the input pin and start the sampling
period. The sampling period ends when ENC rises, hold-
ing the sampled input on the sampling capacitor. Ideally
the input circuitry should be fast enough to fully charge
the sampling capacitor during the sampling period
1/(2FENCODE); however, this is not always possible and the
incomplete settling may degrade the SFDR. The sampling
glitch has been designed to be as linear as possible to
minimize the effects of incomplete settling.
For the best performance, it is recommended to have a
source impedance of 100Ω or less for each input. The
source impedance should be matched for the differential
inputs. Poor matching will result in higher even order
harmonics, especially the second.
Input Drive Circuits
Figure 3 shows the LTC2222/LTC2223 being driven by
an RF transformer with a center tapped secondary. The
secondary center tap is DC biased with VCM, setting the
ADC input signal at its optimum DC level. Terminating on
the transformer secondary is desirable, as this provides
a common mode path for charging glitches caused by
the sample and hold. Figure 3 shows a 1:1 turns ratio
transformer. Other turns ratios can be used if the source
impedance seen by the ADC does not exceed 100Ω for each
ADC input. A disadvantage of using a transformer is the loss
of low frequency response. Most small RF transformers
have poor performance at frequencies below 1MHz.
Figure 3. Single-Ended to Differential Conversion
Using a Transformer
25Ω
0.1μF
AIN
+
AIN
–
12pF
2.2μF
VCM
LTC2222/23
ANALOG
INPUT
0.1μF
T1
1:1
T1 = MA/COM ETC1-1T
RESISTORS, CAPACITORS
ARE 0402 PACKAGE SIZE
22223 F03
相关PDF资料 |
PDF描述 |
|---|---|
| MS3108E18-12P | CONN PLUG 6POS RT ANG W/PINS |
| VI-26P-MX-F2 | CONVERTER MOD DC/DC 13.8V 75W |
| LT1330CG#PBF | IC TXRX 5V RS232 W/3VLOGC 28SSOP |
| LT1330CG | IC TXRX 5V RS232 W/3VLOGC 28SSOP |
| IDT72241L10J8 | IC FIFO 2048X18 SYNC 10NS 32PLCC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC2222UK | 制造商:LINER 制造商全称:Linear Technology 功能描述:12-Bit,105Msps/80Msps ADCs |
| LTC2222UK-11 | 制造商:LINER 制造商全称:Linear Technology 功能描述:11-Bit, 105Msps ADC |
| LTC2223 | 制造商:LINER 制造商全称:Linear Technology 功能描述:12-Bit,105Msps/80Msps ADCs |
| LTC2223CUK | 功能描述:IC ADC 12BIT 80MSPS SAMPLE 48QFN RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
| LTC2223CUK#PBF | 功能描述:IC ADC 12BIT 80MSPS SAMPLE 48QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
发布紧急采购，3分钟左右您将得到回复。