参数资料
| 型号： | LTC2240IUP-10#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 14/28页 |
| 文件大小： | 0K |
| 描述： | IC ADC 10BIT 170MSPS 64-QFN |
| 标准包装： | 40 |
| 位数： | 10 |
| 采样率（每秒）： | 170M |
| 数据接口： | 并联 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 638mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-WFQFN 裸露焊盘 |
| 供应商设备封装： | 64-QFN（9x9） |
| 包装： | 管件 |
| 输入数目和类型： | 1 个差分，双极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
LTC2240-10
21
224010fb
APPLICATIONS INFORMATION
Data Format
The LTC2240-10 parallel digital output can be selected
for offset binary or 2’s complement format. The format
is selected with the MODE pin. Connecting MODE to GND
or 1/3VDD selects offset binary output format. Connecting
MODE to 2/3VDD or VDD selects 2’s complement output
format. An external resistor divider can be used to set the
1/3VDD or 2/3VDD logic values. Table 3 shows the logic
states for the MODE pin.
Table 3. MODE Pin Function
MODE PIN
OUTPUT FORMAT
CLOCK DUTY
CYCLE STABILIZER
GND
Offset Binary
Off
1/3VDD
Offset Binary
On
2/3VDD
2’s Complement
On
VDD
2’s Complement
Off
Overow Bit
An overow output bit indicates when the converter is
overranged or underranged. In CMOS mode, a logic high
on the OFA pin indicates an overow or underow on the
A data bus, while a logic high on the OFB pin indicates an
overow or underow on the B data bus. In LVDS mode,
a differential logic high on the OF+/OF– pins indicates an
overow or underow.
Output Clock
The ADC has a delayed version of the ENC+ input available
as a digital output, CLKOUT. The CLKOUT pin can be used
to synchronize the converter data to the digital system.
This is necessary when using a sinusoidal encode. In
all CMOS modes, A bus data will be updated just after
CLKOUTA rises and can be latched on the falling edge of
CLKOUTA. In demux CMOS mode with interleaved update,
B bus data will be updated just after CLKOUTB rises and
can be latched on the falling edge of CLKOUTB. In demux
CMOS mode with simultaneous update, B bus data will be
updated just after CLKOUTB falls and can be latched on
the rising edge of CLKOUTB. In LVDS mode, data will be
updated just after CLKOUT+/CLKOUT– rises and can be
latched on the falling edge of CLKOUT+/CLKOUT–.
Output Driver Power
Separate output power and ground pins allow the output
drivers to be isolated from the analog circuitry. The power
supply for the digital output buffers, OVDD, should be tied
to the same power supply as for the logic being driven.
For example if the converter is driving a DSP powered
by a 1.8V supply then OVDD should be tied to that same
1.8V supply.
Figure 13a. Digital Output Buffer in CMOS Mode
Figure 13b. Digital Output in LVDS Mode
LTC2240-10
224010 F13a
OVDD
VDD
0.1μF
43Ω
TYPICAL
DATA
OUTPUT
OGND
OVDD
0.5V
TO 2.625V
PREDRIVER
LOGIC
DATA
FROM
LATCH
OE
LTC2240-10
224010 F13b
OVDD
LVDS
RECEIVER
OGND
1.25V
D
OUT+
0.1μF
2.5V
OUT–
100Ω
+
–
3.5mA
10k
相关PDF资料 |
PDF描述 |
|---|---|
| LTC2241IUP-10#PBF | IC ADC 10BIT 210MSPS 64-QFN |
| LTC2242IUP-10#PBF | IC ADC 10BIT 250MSPS 64-QFN |
| LTC2245IUH#TRPBF | IC ADC 14BIT 10MSPS 3V 32-QFN |
| LTC2249IUH#TRPBF | IC ADC 14BIT 80MSPS LP 32-QFN |
| LTC2251IUH#PBF | IC ADC 10-BIT 125MSPS 3V 32-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC2240IUP-10-TR | 制造商:LINER 制造商全称:Linear Technology 功能描述:10-Bit, 170Msps ADC |
| LTC2240IUP-10-TRPBF | 制造商:LINER 制造商全称:Linear Technology 功能描述:10-Bit, 170Msps ADC |
| LTC2240IUP-12 | 制造商:Linear Technology 功能描述:ADC Single Pipelined 170Msps 12-bit Parallel/LVDS 64-Pin QFN EP |
| LTC2240IUP-12#PBF | 功能描述:IC ADC 12BIT 170MSPS 64-QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
| LTC2240IUP-12#TR | 制造商:Linear Technology 功能描述:ADC Single Pipelined 170Msps 12-bit Parallel/LVDS 64-Pin QFN EP T/R |
发布紧急采购，3分钟左右您将得到回复。