参数资料
| 型号： | LTC2241IUP-10#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 11/28页 |
| 文件大小： | 0K |
| 描述： | IC ADC 10BIT 210MSPS 64-QFN |
| 标准包装： | 40 |
| 位数： | 10 |
| 采样率（每秒）： | 210M |
| 数据接口： | 并联 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 805mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-WFQFN 裸露焊盘 |
| 供应商设备封装： | 64-QFN（9x9） |
| 包装： | 管件 |
| 输入数目和类型： | 1 个差分，双极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
LTC2241-10
19
224110fb
APPLICATIONS INFORMATION
Maximum and Minimum Encode Rates
The maximum encode rate for the LTC2241-10 is 210Msps.
For the ADC to operate properly, the encode signal should
have a 50% (±5%) duty cycle. Each half cycle must have at
least 2.26ns for the ADC internal circuitry to have enough
settling time for proper operation. Achieving a precise 50%
duty cycle is easy with differential sinusoidal drive using
a transformer or using symmetric differential logic such
as PECL or LVDS.
An optional clock duty cycle stabilizer circuit can be used if
the input clock has a non 50% duty cycle. This circuit uses
the rising edge of the ENC+ pin to sample the analog input.
The falling edge of ENC+ is ignored and the internal falling
edge is generated by a phase-locked loop. The input clock
duty cycle can vary from 40% to 60% and the clock duty
cycle stabilizer will maintain a constant 50% internal duty
cycle. If the clock is turned off for a long period of time,
the duty cycle stabilizer circuit will require one hundred
clock cycles for the PLL to lock onto the input clock. To
use the clock duty cycle stabilizer, the MODE pin should be
connected to 1/3VDD or 2/3VDD using external resistors.
The lower limit of the LTC2241-10 sample rate is determined
by droop of the sample-and-hold circuits. The pipelined
architecture of this ADC relies on storing analog signals on
small valued capacitors. Junction leakage will discharge
the capacitors. The specied minimum operating frequency
for the LTC2241-10 is 1Msps.
DIGITAL OUTPUTS
Table 1 shows the relationship between the analog input
voltage, the digital data bits, and the overow bit.
Figure 11. Transformer Driven ENC+/ENC–
Figure 12a. Single-Ended ENC Drive,
Not Recommended for Low Jitter
Figure 12b. ENC Drive Using LVDS
VDD
LTC2241-10
224110 F11
VDD
ENC–
ENC+
1.5V BIAS
0.1μF
T1
MA/COM
ETC1-1-13
CLOCK
INPUT
100Ω
8.2pF
0.1μF
50Ω
50Ω
4.8k
TO INTERNAL
ADC CIRCUITS
224110 F12a
ENC–
1.5V
VTHRESHOLD = 1.5V
ENC+
0.1μF
LTC2241-10
224110 F12b
ENC–
ENC+
LVDS
CLOCK
100Ω
0.1μF
LTC2241-10
0.1μF
相关PDF资料 |
PDF描述 |
|---|---|
| LTC2242IUP-10#PBF | IC ADC 10BIT 250MSPS 64-QFN |
| LTC2245IUH#TRPBF | IC ADC 14BIT 10MSPS 3V 32-QFN |
| LTC2249IUH#TRPBF | IC ADC 14BIT 80MSPS LP 32-QFN |
| LTC2251IUH#PBF | IC ADC 10-BIT 125MSPS 3V 32-QFN |
| LTC2253IUH#TRPBF | IC ADC 12BIT 125MSPS 3V 32-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC2241IUP-10-TR | 制造商:LINER 制造商全称:Linear Technology 功能描述:10-Bit, 210Msps ADC |
| LTC2241IUP-10-TRPBF | 制造商:LINER 制造商全称:Linear Technology 功能描述:10-Bit, 210Msps ADC |
| LTC2241IUP-12 | 制造商:Linear Technology 功能描述:ADC Single Pipelined 210Msps 12-bit Parallel/LVDS 64-Pin QFN EP |
| LTC2241IUP-12#PBF | 制造商:Linear Technology 功能描述:ADC Single Pipelined 210Msps 12-bit Parallel/LVDS 64-Pin QFN EP 制造商:Linear Technology 功能描述:IC ADC 12BIT 210MSPS 64-QFN 制造商:Linear Technology 功能描述:A/D Converter (A-D) IC 制造商:Linear Technology 功能描述:IC, ADC, 12BIT, 210MSPS, QFN-64; Resolution (Bits):12bit; Sampling Rate:210MSPS; Supply Voltage Type:Single; Supply Voltage Min:2.375V; Supply Voltage Max:2.625V; Supply Current:226mA; Digital IC Case Style:QFN; No. of Pins:64 ;RoHS Compliant: Yes |
| LTC2241IUP-12#TRPBF | 制造商:Linear Technology 功能描述:ADC Single Pipelined 210Msps 12-bit Parallel/LVDS 64-Pin QFN EP T/R 制造商:Linear Technology 功能描述:IC ADC 12BIT 210MSPS 64-QFN |
发布紧急采购，3分钟左右您将得到回复。