参数资料
| 型号： | LTC2241IUP-10#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 16/28页 |
| 文件大小： | 0K |
| 描述： | IC ADC 10BIT 210MSPS 64-QFN |
| 标准包装： | 40 |
| 位数： | 10 |
| 采样率（每秒）： | 210M |
| 数据接口： | 并联 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 805mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-WFQFN 裸露焊盘 |
| 供应商设备封装： | 64-QFN（9x9） |
| 包装： | 管件 |
| 输入数目和类型： | 1 个差分，双极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
LTC2241-10
23
224110fb
APPLICATIONS INFORMATION
The lowest phase noise oscillators have single-ended
sinusoidal outputs, and for these devices the use of a
lter close to the ADC may be benecial. This lter should
be close to the ADC to both reduce roundtrip reection
times, as well as reduce the susceptibility of the traces
between the lter and the ADC. If the circuit is sensitive
to close-in phase noise, the power supply for oscillators
and any buffers must be very stable, or propagation de-
lay variation with supply will translate into phase noise.
Even though these clock sources may be regarded as
digital devices, do not operate them on a digital supply.
If your clock is also used to drive digital devices such as
an FPGA, you should locate the oscillator, and any clock
fan-out devices close to the ADC, and give the routing
to the ADC precedence. The clock signals to the FPGA
should have series termination at the driver to prevent
high frequency noise from the FPGA disturbing the sub-
strate of the clock fan-out device. If you use an FPGA as a
programmable divider, you must re-time the signal using
the original oscillator, and the re-timing ip-op as well
as the oscillator should be close to the ADC, and powered
with a very quiet supply.
For cases where there are multiple ADCs, or where the
clock source originates some distance away, differential
clock distribution is advisable. This is advisable both from
the perspective of EMI, but also to avoid receiving noise
from digital sources both radiated, as well as propagated in
the waveguides that exist between the layers of multilayer
PCBs. The differential pairs must be close together and
distanced from other signals. The differential pair should
be guarded on both sides with copper distanced at least
3x the distance between the traces, and grounded with
vias no more than 1/4 inch apart.
相关PDF资料 |
PDF描述 |
|---|---|
| LTC2242IUP-10#PBF | IC ADC 10BIT 250MSPS 64-QFN |
| LTC2245IUH#TRPBF | IC ADC 14BIT 10MSPS 3V 32-QFN |
| LTC2249IUH#TRPBF | IC ADC 14BIT 80MSPS LP 32-QFN |
| LTC2251IUH#PBF | IC ADC 10-BIT 125MSPS 3V 32-QFN |
| LTC2253IUH#TRPBF | IC ADC 12BIT 125MSPS 3V 32-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC2241IUP-10-TR | 制造商:LINER 制造商全称:Linear Technology 功能描述:10-Bit, 210Msps ADC |
| LTC2241IUP-10-TRPBF | 制造商:LINER 制造商全称:Linear Technology 功能描述:10-Bit, 210Msps ADC |
| LTC2241IUP-12 | 制造商:Linear Technology 功能描述:ADC Single Pipelined 210Msps 12-bit Parallel/LVDS 64-Pin QFN EP |
| LTC2241IUP-12#PBF | 制造商:Linear Technology 功能描述:ADC Single Pipelined 210Msps 12-bit Parallel/LVDS 64-Pin QFN EP 制造商:Linear Technology 功能描述:IC ADC 12BIT 210MSPS 64-QFN 制造商:Linear Technology 功能描述:A/D Converter (A-D) IC 制造商:Linear Technology 功能描述:IC, ADC, 12BIT, 210MSPS, QFN-64; Resolution (Bits):12bit; Sampling Rate:210MSPS; Supply Voltage Type:Single; Supply Voltage Min:2.375V; Supply Voltage Max:2.625V; Supply Current:226mA; Digital IC Case Style:QFN; No. of Pins:64 ;RoHS Compliant: Yes |
| LTC2241IUP-12#TRPBF | 制造商:Linear Technology 功能描述:ADC Single Pipelined 210Msps 12-bit Parallel/LVDS 64-Pin QFN EP T/R 制造商:Linear Technology 功能描述:IC ADC 12BIT 210MSPS 64-QFN |
发布紧急采购，3分钟左右您将得到回复。