- 您现在的位置：买卖IC网 > PDF目录2083 > LTC2283IUP#PBF (Linear Technology)IC ADC DUAL 12BIT 125MSPS 64QFN PDF资料下载
参数资料
| 型号： | LTC2283IUP#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 24/24页 |
| 文件大小： | 0K |
| 描述： | IC ADC DUAL 12BIT 125MSPS 64QFN |
| 标准包装： | 40 |
| 位数： | 12 |
| 采样率（每秒）： | 125M |
| 数据接口： | 并联 |
| 转换器数目： | 2 |
| 功率耗散（最大）： | 915mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-WFQFN 裸露焊盘 |
| 供应商设备封装： | 64-QFN（9x9） |
| 包装： | 管件 |
| 输入数目和类型： | 2 个单端，双极; 2 个差分, 双极 |
LTC2283
9
2283fb
PIN FUNCTIONS
OEA (Pin 58): Channel A Output Enable Pin. Refer to
SHDNA pin function.
SHDNA (Pin 59): Channel A Shutdown Mode Selection
Pin. Connecting SHDNA to GND and OEA to GND results
in normal operation with the outputs enabled. Connecting
SHDNA to GND and OEA to VDD results in normal operation
with the outputs at high impedance. Connecting SHDNA
to VDD and OEA to GND results in nap mode with the
outputs at high impedance. Connecting SHDNA to VDD
and OEA to VDD results in sleep mode with the outputs
at high impedance.
MODE (Pin 60): Output Format and Clock Duty Cycle
Stabilizer Selection Pin. Note that MODE controls both
channels. Connecting MODE to GND selects offset binary
output format and turns the clock duty cycle stabilizer off.
1/3 VDD selects offset binary output format and turns the
clock duty cycle stabilizer on. 2/3 VDD selects 2’s comple-
ment output format and turns the clock duty cycle stabilizer
on. VDD selects 2’s complement output format and turns
the clock duty cycle stabilizer off.
VCMA (Pin 61): Channel A 1.5V Output and Input Common
Mode Bias. Bypass to ground with 2.2μF ceramic chip
capacitor. Do not connect to VCMB.
SENSEA (Pin 62): Channel A Reference Programming Pin.
Connecting SENSEA to VCMA selects the internal reference
and a ±0.5V input range. VDD selects the internal reference
and a ±1V input range. An external reference greater than
0.5V and less than 1V applied to SENSEA selects an input
range of ±VSENSEA. ±1V is the largest valid input range.
GND (Exposed Pad) (Pin 65): ADC Power Ground. The
Exposed Pad on the bottom of the package needs to be
soldered to ground.
FUNCTIONAL BLOCK DIAGRAM
Figure 1. Functional Block Diagram (Only One Channel is Shown)
SHIFT REGISTER
AND CORRECTION
DIFF
REF
AMP
REF
BUF
2.2μF
1μF
0.1μF
INTERNAL CLOCK SIGNALS
REFH
REFL
CLOCK/DUTY
CYCLE
CONTROL
RANGE
SELECT
1.5V
REFERENCE
FIRST PIPELINED
ADC STAGE
FIFTH PIPELINED
ADC STAGE
SIXTH PIPELINED
ADC STAGE
FOURTH PIPELINED
ADC STAGE
SECOND PIPELINED
ADC STAGE
REFH
REFL
CLK
OE
MODE
OGND
OVDD
2283 F01
INPUT
S/H
SENSE
VCM
AIN
–
AIN
+
2.2μF
THIRD PIPELINED
ADC STAGE
OUTPUT
DRIVERS
CONTROL
LOGIC
SHDN
OF*
D11
D0
CLKOUT*
*OF AND CLKOUT ARE SHARED BETWEEN BOTH CHANNELS.
相关PDF资料 |
PDF描述 |
|---|---|
| LTC2288IUP#PBF | IC ADC DUAL 10BIT 65MSPS 64QFN |
| LTC2293IUP#PBF | IC ADC DUAL 12BIT 65MSPS 64QFN |
| LTC2294IUP#TRPBF | IC ADC DUAL 12BIT 80MSPS 64QFN |
| LTC2295CUP#PBF | IC ADC DUAL 14BIT 10MSPS 64QFN |
| LTC2299IUP#TRPBF | IC ADC DUAL 14BIT 80MSPS 64QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC2283IUP-TR | 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual 12-Bit, 125Msps Low Power 3V ADC |
| LTC2283IUP-TRPBF | 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual 12-Bit, 125Msps Low Power 3V ADC |
| LTC2283UP | 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual 12-Bit, 125Msps Low Power 3V ADC |
| LTC2284 | 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual 14-Bit, 105Msps Low Power 3V ADC |
| LTC2284CUP | 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual 14-Bit, 105Msps Low Power 3V ADC |
发布紧急采购，3分钟左右您将得到回复。