- 您现在的位置：买卖IC网 > PDF目录10156 > LTC2295CUP#TRPBF (Linear Technology)IC ADC DUAL 14BIT 10MSPS 64QFN PDF资料下载
参数资料
| 型号： | LTC2295CUP#TRPBF |
| 厂商： | Linear Technology |
| 文件页数： | 5/24页 |
| 文件大小： | 0K |
| 描述： | IC ADC DUAL 14BIT 10MSPS 64QFN |
| 标准包装： | 2,000 |
| 位数： | 14 |
| 采样率（每秒）： | 10M |
| 数据接口： | 并联 |
| 转换器数目： | 2 |
| 功率耗散（最大）： | 138mW |
| 电压电源： | 单电源 |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-WFQFN 裸露焊盘 |
| 供应商设备封装： | 64-QFN（9x9） |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 2 个单端，双极; 2 个差分, 双极 |
LTC2295
13
2295fa
high to low, the inputs are reconnected to the sampling
capacitors to acquire a new sample. Since the sampling
capacitors still hold the previous sample, a charging glitch
proportional to the change in voltage between samples will
be seen at this time. If the change between the last sample
and the new sample is small, the charging glitch seen at
the input will be small. If the input change is large, such as
the change seen with input frequencies near Nyquist, then
a larger charging glitch will be seen.
Single-Ended Input
For cost sensitive applications, the analog inputs can be
driven single-ended. With a single-ended input the har-
monic distortion and INL will degrade, but the SNR and
DNL will remain unchanged. For a single-ended input, AIN+
should be driven with the input signal and AIN– should be
connected to VCM or a quiet reference voltage between
0.5V and 1.5V.
Common Mode Bias
For optimal performance the analog inputs should be
driven differentially. Each input should swing
±0.5V for
the 2V range or
±0.25V for the 1V range, around a
common mode voltage of 1.5V. The VCM output pin may
be used to provide the common mode bias level. VCM can
be tied directly to the center tap of a transformer to set the
DC input level or as a reference level to an op amp
differential driver circuit. The VCM pin must be bypassed to
ground close to the ADC with a 2.2
F or greater capacitor.
Input Drive Impedance
As with all high performance, high speed ADCs, the
dynamic performance of the LTC2295 can be influenced
by the input drive circuitry, particularly the second and
third harmonics. Source impedance and reactance can
influence SFDR. At the falling edge of CLK, the sample-
and-hold circuit will connect the 4pF sampling capacitor to
the input pin and start the sampling period. The sampling
period ends when CLK rises, holding the sampled input on
APPLICATIO S I FOR ATIO
WU
UU
the sampling capacitor. Ideally the input circuitry should
be fast enough to fully charge the sampling capacitor
during the sampling period 1/(2FENCODE); however, this is
not always possible and the incomplete settling may
degrade the SFDR. The sampling glitch has been designed
to be as linear as possible to minimize the effects of
incomplete settling.
For the best performance, it is recommended to have a
source impedance of 100
or less for each input. The
source impedance should be matched for the differential
inputs. Poor matching will result in higher even order
harmonics, especially the second.
Input Drive Circuits
Figure 3 shows the LTC2295 being driven by an RF
transformer with a center tapped secondary. The second-
ary center tap is DC biased with VCM, setting the ADC input
signal at its optimum DC level. Terminating on the trans-
former secondary is desirable, as this provides a common
mode path for charging glitches caused by the sample and
hold. Figure 3 shows a 1:1 turns ratio transformer. Other
turns ratios can be used if the source impedance seen by
the ADC does not exceed 100
for each ADC input. A
disadvantage of using a transformer is the loss of low
frequency response. Most small RF transformers have
poor performance at frequencies below 1MHz.
Figure 3. Single-Ended to Differential Conversion
Using a Transformer
25
25
25
25
0.1
F
AIN
+
AIN
–
12pF
2.2
F
VCM
LTC2295
ANALOG
INPUT
0.1
FT1
1:1
T1 = MA/COM ETC1-1T
RESISTORS, CAPACITORS
ARE 0402 PACKAGE SIZE
2295 F03
相关PDF资料 |
PDF描述 |
|---|---|
| MS3100A10SL-3P | CONN RCPT 3POS WALL MNT W/PINS |
| ADM208EARU-REEL7 | IC TXRX RS-232 5V 0.1UF 24TSSOP |
| LT1785CS8 | IC TXRX RS485/RS422 60V 8-SOIC |
| CXS3106A2214S | CONN PLUG 19POS STRGHT SKT |
| VE-22V-IW-F2 | CONVERTER MOD DC/DC 5.8V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC2295IUP | 制造商:Linear Technology 功能描述:ADC Dual Pipelined 10Msps 14-bit Parallel 64-Pin QFN EP |
| LTC2295IUP#PBF | 功能描述:IC ADC DUAL 14BIT 10MSPS 64QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| LTC2295IUP#TRPBF | 功能描述:IC ADC DUAL 14BIT 10MSPS 64QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| LTC2295UP | 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual 14-Bit, 10Msps Low Power 3V ADC |
| LTC2296 | 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual 14-Bit, 65/40/25Msps Low Power 3V ADCs |
发布紧急采购，3分钟左右您将得到回复。